USER'S MANUAL

The Speakeasytm cassette/general purpose interface




TABLE OF CONTENTS

Introduction	1
System Block Diagram	2
COPE Memory Map	3
Principles of Operation	_
The Tape Cassette Interface	4
The Software UART	19
The Parallel Port	23
Bootstrap Software & File Structures	25
An "Intel Hex" Loader	31
Interface Cables & Connection Protocol	35
Parallel Port Interface Examples	38
Parts List	39
Assembly Instructions	41
Component Layout Diagram	45
Power-Up & System Checkout	46
Software Listings	54
Warranty	65
Schematic Drawings	66




THE SPEAKEASYTM CASSETTE/GENERAL PURPOSE INTERFACE

INTRODUCTION

The Speakeasy was the first and is still the most versatile of the "intelligent" S-100 interface boards. It pioneered the use of RAM and ROM and PROM on the I/O board itself. There are three completely separate interfaces on the Speakeasy board. Yet, the board is not dense. There is very little chance of creating solder bridges because there is sufficient clearance for all the parts. Other I/O boards which are as versatile as the Speakeasy have upwards to seventy integrated circuits and traces ten mills wide. The reason for the vast difference in circuit complexity is that the Speakeasy has its complexity concentrated in its PROMs. The intelligence of the CPU is harnessed to keep the circuit layouts simple and clean.


However, there are certain trade-offs incurred by this novel approach to the I/O interfacing: the CPU communicates with the Speakeasy interfaces much differently than the standard "dumb" I/O interfaces. The purpose of this manual is to ease the problems associated with this novel and more efficient method of controlling I/O devices. The staff at Morrow's has worked diligently to make this manual as clear and complete as possible and, most importantly, useable. Comments on improving the material will be welcomed. Errors are always difficult to completely eliminate from a technical document; your help in finding them is solicited. Please feel free to write us with your comments.



COPE ROM

FLUX 200:000 (8000 hex) WTAPE 200:034 (801C hex) TREAD 200:115 (804D hex) COPE 201:012 (810A hex) CHECK 201:115 (814D hex) BOOTS 201:137 (815F hex) INPUT 201:157 (816F hex) DELAY 201:240 (81A0 hex) SROUT 201:263 (81B3 hex) DETCT 201:313 (81CB hex)		
TREAD 200:115 (804D hex) COPE 201:012 (810A hex) CHECK 201:115 (814D hex) BOOTS 201:137 (815F hex) INPUT 201:157 (816F hex) DELAY 201:240 (81A0 hex) SROUT 201:263 (81B3 hex)	FLUX 200:000 (8000 hex)	
COPE 201:012 (810A hex) CHECK 201:115 (814D hex) BOOTS 201:137 (815F hex) INPUT 201:157 (816F hex) DELAY 201:240 (81A0 hex) SROUT 201:263 (81B3 hex)	WTAPE 200:034 (801C hex)	
CHECK 201:115 (814D hex) BOOTS 201:137 (815F hex) INPUT 201:157 (816F hex) DELAY 201:240 (81A0 hex) SROUT 201:263 (81B3 hex)		
BOOTS 201:137 (815F hex) INPUT 201:157 (816F hex) DELAY 201:240 (81A0 hex) SROUT 201:263 (81B3 hex)	COPE 201:012 (810A hex)	
INPUT 201:157 (816F hex) DELAY 201:240 (81A0 hex) SROUT 201:263 (81B3 hex)	CHECK 201:115 (814D hex)	
DELAY 201:240 (81A0 hex) SROUT 201:263 (81B3 hex)	BOOTS 201:137 (815F hex)	
SROUT 201:263 (81B3 hex)	INPUT 201:157 (816F hex)	
	DELAY 201:240 (81A0 hex)	
DETCT 201:313 (81CB hex)	SROUT 201:263 (81B3 hex)	
	DETCT 201:313 (81CB hex)	

COPE RAM



PRINCIPLES OF OPERATION

THE TAPE CASSETTE INTERFACE

GENERAL

The I/O board contains interface circuitry that allows an S-100 compatible computer to communicate with three audio cassette player/recorders. The interface can read from any one of the three tape channels and can write on any combination of the three tape channels. The data standard that the interface uses is the "Kansas City" 300 baud data format agreed upon several years ago by a diverse group of manufacturers of personal computing equipment.

THE "KANSAS CITY" DATA STANDARD

The Kansas City Standard (KCS) is a data format which specifies how digital data shall be encoded into tones that can be recorded on low cost audio cassette/player recorders. KCS defines a logic 1 to be a 2400 hertz signal which is eight complete cycles long. A logic 0 is a 1200 hertz signal which is four complete cycles long. KCS also specifies how logic 0s and 1s shall be grouped together in bytes on the audio cassette: there is to be at least two logic 1 bits (rest bits) followed by a logic 0 bit (start bit) followed by eight data bits.

The KCS is a conservative data format. There is a large factor of redundancy (a factor of eight for logic 1 and a factor of four for logic 0) which means that this is an extremely reliable method of data storage and retrieval. As with most things, the reliability of the KCS is not without penalties. In this case, the penalty is the relatively slow rate that data is stored or retrieved -- 300 bits per second. However, the first concern of any decent standard should be data integrity and in this sense the KCS performs admirably.

SUITABLE AUDIO CASSETTE PLAYER/RECORDERS

There are a wide variety of audio cassette units available which are suitable for use with the I/O board. However, there are several features which a cassette unit should have.

- (1) The player should have a digital counter so that file positions on tape can be easily found.
- (2) The unit should have AGC (automatic gain control) for making recordings so that volume settings can be restricted to one value rather than requiring one adjustment for writing and another for reading.
- (3) There should be an input jack that allows a remote switch to activate the unit.
- (4) There should be an auxiliary input other than the microphone input which will accommodate a radio or record player pre-amp output.

The signal level from the cassette interface of the I/O board is approximately 4 volts peak-to-peak and is too high for microphone input. This high level signal has a much better signal-to-noise ratio than the 50 millevolt signal necessary for the microphone input. During recording, the microphone input must be disabled. Sometimes, the microphone is disabled when a jack is inserted in the auxilliary input but more often the cassette unit comes supplied with a small plastic plug that is inserted into the microphone jack to disable the input.

THE SOFTWARE INTERFACE

A unique design feature of the I/O board is the use of PROM and RAM to link the 8080 CPU intimately with the cassette player/recorders connected to the board. Through the use of software in PROM, the I/O board directs the CPU to measure precise time intervals with time delay subroutines and to use these timing routines to generate the 1200/2400 Hz wave forms that are sent out to the recorder. Using other software routines stored in the on-board PROM, the CPU measures the time between zero-crossings of the incoming signals from the cassette player to convert the 1200/2400 Hz wave forms into digital information.

The software in the PROMs in highly modularized. For input, specific routines measure the time between wave form zero-crossings. Other routines use the zero-crossing measurements to build individual bits while other software uses the bit-building software to build bytes. High level routines take assembled bytes and transfer them to memory.

For output, the high level routines transfer bytes to routines which disassemble the bytes to bits. The bits are in turn transferred to subroutines which convert them to 1200/2400 Hz wave forms through the use of time measurement software.

The software has been designed to read or write entire blocks of information to or from memory with no intervention from external software. A program such as an editor or BASIC communicates with software of the tape cassette interface by issuing a CALL COPE instruction. Certain CPU registers must be initialized to furnish detailed information to the I/O board software about the number of bytes to be transferred, the address of the first byte and the type of transfer (read, write, verify). The rest of this section explains the details of how to use the powerful COPE software which is in the PROMs of the I/O board.

COPE

COPE is an acronym for Cassette OPerating Executive. It is the name given to that body of software in the PROMs which effects data transfers to and from the cassette player/recorders connected to the I/O board. Below are the kinds of tasks COPE will perform:

- (1) Read a block of data (from 1 to 65k bytes) from any one of three cassette players.
- (2) Verify a block of data on a cassette player against a block of data in memory.

- (3) Move across a block of data on a cassette player.
- (4) Write a block of data from memory to any one or combination of three cassette recorders.

COPE COMMAND STRUCTURE

The COPE software has exactly <u>one</u> entry point: 201:012 octal or 810A hex and is almost without exception entered via a CALL instruction (315 octal, CD hex). How does the COPE software distinguish between reading, writing, etc., if there is only one entry point? The A register or "accumulator" of the 8080A serves as the primary command register and the C register acts as a secondary command register. That is, the patterns or values present in the A and C registers when a "CALL COPE" instruction is executed determines what kind of operation the COPE software will perform. The pattern in the C register is ignored if the value in the A register specifies a write command. If the A register does not specify a write command, the value of the C register is used to specify whether the command is a read, verify or move.

A REGISTER COMMAND FORMATS

The convention used below to specify bit positions in 8080 registers is the same as the one used in the 8080 User's Manual published by INTEL CORP: the higher the bit number, the greater the significance the bit has in forming a value of the register.

A register command structure:

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit Ø

- Bit Ø The write/not write bit. If this bit is a one, data will be read from the computer's memory and written on any combination of the three cassette recorders connected to the interface. If this bit is a zero, data from exactly one of the cassette players is to be: (i) read from the tape into the computer's memory; (ii) read from the tape and compared with memory; or (iii) simply passed over so as to access the next block of data on the tape. The C register is used as a secondary command register when bit O is a zero to decide which of the three alternatives should be performed by the COPE software.
- <u>Bit 1</u> Cassette channel #1 bit. This bit controls the motion of the cassette player/recorder connected to channel #1 of the I/O board. A one in this bit position turns the motor and electronics "on" while a zero turns them "off."
- <u>Bit 2</u> Cassette channel #2 bit. This bit controls the motion of the cassette player/recorder connected to channel #2 of the I/O board. A one in this bit position turns the motor and electronics "on" while a zero turns them "off."
- <u>Bit 3</u> Cassette channel #3 bit. This bit controls the motion of the cassette player/recorder connected to channel #3 of the I/O board. A one in this bit position turns the motor and electronics "on" while a zero turns them "off."

Principles of Operation

Bit 4 - Always a zero.

Bit 5 - Always a zero.

Bit 6 - Always a zero.

<u>Bit 7</u> - If this bit is a one, <u>all</u> the motion control relays will be turned off when COPE completes a command. There are exceptions, however, and one will be described later.

C REGISTER COMMAND FORMATS

The value or pattern of the C register is of no importance to the COPE software unless bit 0 of the A register is zero. When bit 0 of the A register is a zero, the C register has the following command structure:

bit 7 bit 6	bit 5 bit 4	bit 3 bit 2	bit 1 bit 0
-------------	-------------	-------------	-------------

Bit 0 - The MOVE bit. If this bit is a one and bit 0 of the A register is a zero, no data will be transferred from tape to memory. Instead, the active tape transport will move the tape across a block of data. The length of this block is discussed in the next section.

Bit 1 - Always a zero.

Bit 2 - Always a zero.

Bit 3 - Always a zero.

Bit 4 - Always a zero.

Bit 5 - Always a zero.

<u>Bit 6</u> - The VERIFY bit. If this bit is a one and bit 0 of the A register is a zero, a "compare" or "verify" operation will be performed. Data will be read from the transport connected to the active channel and compared bytefor-byte with memory data. If any data on the tape should differ from its counterpart in memory, an error flag will be set. This is discussed later.

Bit 7 - Always a zero.

If all the bits of the C register are zero and bit 0 of the A register is zero, a read operation will be performed. The COPE software will transfer a block of data from the cassette player connected to the active channel and write this data into the computer's memory.

COPE DATA BLOCK SPECIFICATIONS

As mentioned above, COPE software performs operations on <u>blocks</u> of data. When a block resides in a computer's memory, it has three attributes:

- (1) A starting address.
- (2) An ending address.
- (3) A length (in bytes).

These attributes are not independent. Given any two, the third can be calculated. The two that COPE uses are the starting address of the data block and its length. COPE requires the starting address to be in the H-L register pair and the block length to be in the D-E register pair.

When COPE writes data from memory onto one or more cassette channels, five CPU registers must be initialized before transferring control to the COPE software:

- (1) The A register must be initialized with the proper pattern.
- (2) The H-L register pair must be initialized with the starting address of the data block that will be written on the tape(s).
- (3) The D-E register pair must be initialized with the length of the data block.

When COPE reads or verifies data on tape, six registers must be initialized before transferring control to the COPE software:

- (1) The A register must be initialized with the proper pattern.
- (2) The C register must specify a read or verify operation.
- (3) The H-L register pair must be initialized with the starting address of the data block.
- (4) The D-E register pair must be initialized with the length of the data block.

When COPE spaces the tape head across a block of data, four registers must be initialized before transferring control to the COPE software.

- (1) The A register must be initialized with the proper values.
- (2) The C register must specify a move operation.
- (3) The D-E register pair must be initialized with the length of the data block.

The H-L register pair does not have to be initialized since no data is transferred during a move operation. However, the value in this register pair is not preserved during a COPE move operation. In fact, any COPE operation changes the values of <u>all</u> the CPU registers <u>except</u> the stack pointer.

There are two memory locations in the RAM of the I/O board that COPE uses for error reporting. DERR (203:365 octal, 83F5 hex) is the Data ERRor memory cell. This location is over-written with some non-zero value whenever an error is encountered during verify operations. COPE never initializes this cell and writes in this cell only during verify operations when an error is encountered. If, for example, five errors were encoutered during a

particular verify operation, COPE would write into the DERR location five times -- each time with some non-zero value. The proper way to use the DERR location is to initialize it to zero some time prior to a verify operation. After the verify is complete, this cell should be tested. If it is still zero, no error was encountered during the verify. If it has changed from zero, an error occurred.

The other error reporting memory location is SERR (203:366 octal, 83F6 hex). This is the Status ERRor memory cell. Whenever COPE is called on to perform a READ, VERIFY, or MOVE operation, one of the first things COPE does is turn on the motor and electronics of the tape cassette player that is connected to the active channel. If through an error or oversight, the cassette player is not plugged in, turned on, or connected to the channel, the COPE wave form detection software will see only spurious signals and not regular waveforms. If this situation persists for more than 45 seconds at a time, COPE will abort the operation and write some non-zero value in SERR and then return control to the calling program. As with the DERR cell, SERR should be initialized to zero before initiating a READ, VERIFY or MOVE operation when it is necessary to detect the absence of valid waveforms over an extended period of time. If a read operation were inadvertantly started before the play button of the player were pressed, no harm would be done as long as it is depressed within 45 seconds after COPE has taken control.

EXAMPLES USING COPE

This section presents several practical examples that illustrate how the technical specifications of the previous sections are used.

Example 1: Write $(728)_{10}$ bytes of data starting at location $(120)_{10}$ of page 7 in memory onto tape channels 2 and 3.

8080 machine code is usually expressed in octal or hex so 728 and 120 need to be converted.

$$(728)_{10} = (208)_{16} = (2:330)_{8}$$

and
$$(120)_{10} = (78)_{16} = (178)_{8}$$

2:330 is the so-called "split octal" representation. Numbers larger than 255 must use at least two bytes of storage. 330 is the value that occupies the lower of the two bytes while 2 is the value in the high order byte. The method of conversion is as follows: calculate how many times 256 will divide the number. This is the octal number to the left of the colon. The remainder is the octal number to the right of the colon. In the present case, 256 divides 728 twice with a remainder of 216. 216 has an octal representation of 330 (3.64 + 3.8 + 0.1).

The D-E register pair must be loaded with the length of data block which is 2:330 in octal or 208 in hex. The H-L register pair must be initialized with the starting address of the data block which has the split octal representation of 7:170 and the hex representation of 778.

Write operations do not use the secondary command register so the only other register that must be initialized is the A register -- the COPE command

register. The motion should be terminated at the end of the operation so bit 7 should be a one. For all commands, bits 6, 5, and 4 must be zero. Tape channels two and three are to be active so bits 3 and 2 should be a one. Bit 1 should be a zero because tape channel 1 is not active. Finally, bit 0 must be a one so that COPE will perform a write operation. The bit pattern of A is summarized below:

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1	0	0	0	1	1	0	1

This bit pattern corresponds to the octal expression 215 and the hex expression 8D. The initialization procedure to write the above data onto the tape can be expressed in a sequence of 8080 instructions.

Hex	:		0cta	1		
3E 8D	MVI	A,8D	076 203	MVI	A,203	INITIALIZE CMD REG
11 08 02	LXI	D,208	021 330 002	LXI	D,2:330	INITIALIZE BLK LENGTH REG
21 78 07	LXI	н,778	041 178 007	LXI	н,7:178	INITIALIZE START ADDR REG
CD OA 81	CALL	COPE	315 012 201	CALL	COPE	EXECUTE COPE OPERATION

The particular order of the first three instructions is not important. The CALL COPE instruction sets the operation in motion and must occur last. A word of warning concerning CALL instructions: it is vital that the 8080 CPU stack register hold an address which points to valid RAM memory whenever a CALL instruction is executed. Subroutines usually end with a return instruction. This is a special type of branch -- the branch address is furnished by the memory locations pointed to by the stack register. Under normal circumstances a CALL instruction has stored a return address in these two locations. If the stack pointer points to ROM or non-existent memory, a CALL instruction cannot store the correct return address.

Example 2: Test the write circuitry of the I/O board. In this example, test data will be written from the RAM of the I/O board onto tape channel 1. The test data along with the addresses is presented below:

0ctal																
202:1	00	000	0	01	002	0	03	004	C	05	006	0	07			
202:1	10	010	0	11	012	0	13	014	C	15	016	0	17			
202:1	20	020	0	21	022	0	23	024	C	25	026	0	27			
202:1	30	030	0	31	032		33	034		35	036	0	37			
202:1	40	040	0	41	042	0	43	044	C)45	046	0	47			
202:1	50	050	0	51	052	0	53	054	C)55	056	0	57			
Hex																
8240	00	01	02	03	04	05	06	07	80	09	0Α	OB	0C	OD	0E	0F
8250	10	11	12	13	14	15	16	17	18	19	1A	1 B	1C	1 D	1 E	1F
8260	20	21	22	23	24	25	26	27	28	29	2A	2B	2 C	2 D	2 E	2F

As in example 1, bit 7 of the A register should be 1 and bits 6, 5 and 4 must be 0. Because only channel 1 will be active, bits 3 and 2 are zero while bit 1 is one. Finally, since the operation is to write data onto tape, bit 0 is also 1. Thus the A register which is the COPE command register must have the following pattern:

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1	0 0 0		0	0	0	1	1

This corresponds to the octal number 203 or the hex number 83. Again, as in example 1, because the operation is writing data onto tape, it is not necessary to initialize register C, the secondary command register. The starting address of the test data as outlined above is 202:100 octal or 8240 hex. The data block has a length of 60 octal or 30 hex.

The set of instructions to write the test data out on channel one's tape recorder will conveniently fit at the beginning of the I/O boards RAM: 202:000 octal (8200 hex).

Öctal			
202:000 202:003 202:005 202:010 202:013 202:016	061 370 202 076 203 021 060 000 041 100 202 315 012 201 303 016 202	LXI SP,202:370 MVI A,203 LXI D,60 LXI H,202:100 CALL COPE JMP 202:016	INITIALIZE STACK POINTER INITIALIZE COMMAND REG LOAD THE DATA BLOCK LENGTH LOAD STARTING ADDR OF BLOCK EXECUTE COMMAND COME TO DYNAMIC HALT
Hex 8200 8203 8205 8208 820B 820E	31 F8 82 3E 83 11 30 00 21 40 82 CD OA 81 C3 OE 82	LXI SP,82F8 MVI A,83 LXI D,30 LXI H,8240 CALL COPE JMP 820E	

Load this program into the RAM of the I/O board starting at the indicated address. Connect cables from the I/O board to a suitable audio cassette player/recorder. Before connecting the motion control cable, load a cassette tape into the unit, position the tape past the blank leader, reset the digital counter on the unit to zero and connect the motion control cable. Next, depress the play/record buttons. Start the program. The tape will begin to move and will stop after a short while. When the tape stops, the above program will have completed the CALL COPE instruction and will be executing the JMP 820E dynamic halt instruction. Halt the the computer but do not turn it off. Remove the motion control and external speaker plugs from the cassette player/recorder.

Rewind the tape to the point where the recorded data started. Press the play button. There should be a steady 2400 Hz tone that lasts approximately ten seconds. The data should follow the tone and will not last more

than several seconds. After verifying the presence of the recorded data, rewind the tape so that the head is positioned over the beginning of the leader tone. Reconnect the motion control and the external speaker cables.

Example 3: Test the read circuitry of the I/O board by reading the test data written in Example 2.

The bit pattern of the A register is exactly the same as in Example 2 except that bit 0 is a zero because the desired operation is a read and not a write. Thus, the A register has the following pattern:

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1	0	0	0	0	0	1	0

This pattern corresponds to the octal number 202 or the hex number 82. Because the command is <u>not</u> a write operation, it is necessary to initialize the secondary command register which is the C register. This register must be initialized to zero since the desired operation is not a verify or move.

For comparison purposes, the data on the tape should be read into an area of RAM memory different than where the data of the previous example was stored. A convenient place in the I/O board RAM is between locations 202:200 and 202:257 octal. The set of instructions to read the previously written test data back into the I/O board RAM starting at location 202:200 octal is presented below:

Octal				
202:030	061 370 202	LXI	SP,202:370	INITIALIZE STACK POINTER INITIALIZE COMMAND REGISTER SET UP SECONDARY COMMAND REG DATA BLOCK LENGTH DATA BLOCK STARTING ADDRESS EXECUTE READ COMMAND DYNAMIC HALT
202:033	076 202	MVI	A,202	
202:035	016 000	MVI	C,000	
202:037	021 060 000	LXI	D,60	
202:042	041 200 202	LXI	H,202:200	
202:045	315 012 201	CALL	COPE	
202:050	303 050 202	JMP	202:050	
Hex				
8218	31 F8 82	LXI	SP,82F8	
821B	3E 82	MVI	A,82	
821D	0E 00	MVI	C,0	
821F	11 30 00	LXI	D,30	
8222	21 80 82	LXI	H,8280	
8225	CD 0A 81	CALL	COPE	
8228	C3 28 82	JMP	8228	

Enter this program into the RAM of the I/O board starting at the indicated address. Adjust the volume setting of the cassette player at approximately 4/5 of the full volume. Occasionally, it will be necessary to experiment with the volume setting. If there is a tone control on the cassette

0c + 51

unit, it should be set to maximum treble. Depress the PLAY button of the cassette and start the program. The tape will start to move and in a short while, it will stop and the COPE command will be done. Stop the computer and press the stop button of the cassette unit. Examine locations 202:200 through 202:257 octal. The data should have the following pattern:

octai																
202:200		000	00	1	002	00	3	004	00	5	006	00	7			
202:210		010	01	1	012	01	3	014	01	5	016	01	7			
202:220		020	02	1	022	02	3	024	02	5	026	02	7			
202:230		030	03	1	032	03	3	034	03	5	036	03	7			
202:240		040	04	1	042	04	3	044	04	5	046	04	7			
202:250		050	05	1	052	05	3	054	05	5	056	05	7			
Hex																
8280	00	01	02	03	04	05	06	07	08	09	OA	ОВ	OC	OD	0E	0F
8290	10	11	12	13	14	15	16	17	18	19	1A	1B	10	1 D	1 E	1F
82A0	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2 D	2E	2F

If the data is not correct, experiment with the volume setting on the cassette player and restart the program. If errors persist, return the Speakeasy for service.

Example 4: Verify the data on the tape against data in memory.

Be sure that the data in the RAM memory between locations 202:100 and 202:157 is as described in Example 2 above, i.e., 000 through 057 octal. With the motion control cable removed, position the tape in the cassette player to the beginning of the leader tone that was recorded in Example 2. Replace the motion control cable, adjust the volume setting and depress the play button.

The command register should be initialized just as it was in Example 3. The starting address register and the data block length should be set just as they were in Example 2. However, the secondary command register (register C) needs to be configured for a verify operation. Bit 6 is the verify bit, therefore, the C register should have the following pattern:

l	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
	0	1	0	0	0	0	0	0

This pattern corresponds to the octal number 100 or the hex 40.

The results of verify operations are stored at location 203:365 octal or 83F5 hex and has the label DERR which stands for Data ERRor. The COPE software writes in this location only if it encounters data on the tape which is different from corresponding data in memory. If an error is found, COPE loads DERR with some non-zero value. Before a verify operation, DERR should be initialized to zero. At the end of a verify operation, DERR

should be checked. If DERR still has the value zero, then the verify was successful. If it is a non-zero, a compare error was detected and the data on the tape may be incorrect.

The following program contains the necessary instructions to verify the tape data against the data stored between locations 202:100 and 202:157 octal.

Octal			
202:054 202:057 202:061 202:063 202:066 202:071 202:074	061 370 202 076 202 016 100 021 060 000 041 100 202 315 012 201 303 074 202	LXI SP,202:370 MVI A,202 MVI C,100 LXI D,60 LXI H,202:100 CALL COPE JMP 202:074	INITIALIZE STACK POINTER INITIALIZE COMMAND REGISTER LOAD C WITH VERIFY COMMAND INITIALIZE BYTE COUNT REG INITIALIZE BLOCK STARTING ADDR EXECUTE COMMAND DYNAMIC HALT
Hex 822C 822F 8231 8233 8236 8239 823C	031 F8 82 3E 82 0E 40 11 30 00 21 40 82 CD 0A 81 C3 3C 82	LXI SP,82F8 MVI A,82 MVI C,40 LXI D,30 LXI H,8240 CALL COPE JMP 823C	

Examine location 203:365 octal (83F5 hex). This is the Data Error location DERR. Store a zero in this location. Enter the above program starting at location 202:054 octal (822C hex). Start the program. The tape will start moving and continue until the compare operation is finished. When the tape stops, halt the computer and examine DERR. The value of this memory location should still be zero.

Reposition the tape to the beginning tone leader and then examine location 202:120. Change this value from 20 to 377. Restart the program at location 202:054 octal (822C hex). Again the tape will start moving and continue until the verify operation has been completed. When the tape stops, halt the computer and re-examine location 203:365 octal (83F5 hex). DERR should now have a value other than zero (357 in this instance).

BYTE ORIENTED DATA TRANSFERS

In the applications discussed previously, the data managed by COPE was always in blocks many bytes long and transferred as a whole rather than a single byte at a time. There are applications, however, where the length of a block of data on a tape is not known before hand. The end of a block of data is usually marked with a special code which corresponds to an "end of file" mark. In this situation, a block transfer is not practical. Data must be transferred a byte at a time and each byte must be tested to see if the transfer is finished.

In effecting this type of transfer, COPE will still be transferring blocks of data. However, each block of data will be only one byte long and the command register will be modified so that the tape motion is not turned off in between transfers.

For a read operation from, say, channel 1 where the tape is $\underline{\text{not}}$ to be turned off after the command has finished, the command register has the pattern:

bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0	0	0	0	0	0	1	0

As with a normal read, the C register is initialized to zero.

Assuming that the file in question is made up of ASCII characters which have values of octal 40 or greater, the ASCII code 004, call EOT (end of tape), will be used for an "end of file" mark for the data. The following program will transfer data from the tape cassette unit to memory starting at location 0.

Octal

203:000	061 370 203	START	LXI	SP,203:370	INITIALIZE STACK POINTER
203:003	041 000 000		LXI	H,0	INITIALIZE DATA POINTER
203:006	345	LOOP	PUSH	Н	SAVE THE DATA POINTER
203:007	021 001 000		LXI	D,1	SET UP FOR 1 BYTE TRANSFER
203:012	076 002		MVI	A,2	LOAD COMMAND REGISTER
203:014	016 000		MVI	C.0	INITIAL SECONDARY CMD REG
203:016	041 047 203		LXI	H,TEMP	LOAD BYTE TRANSFER ADDR
203:021	315 012 201		CALL	COPE	GET BYTE OF DATA FROM TAPE
203:024	072 047 203		LDA	TEMP	GET TAPE DATA BYTE IN ACC
203:027	376 004		CPI	EOT	COMPARE END OF FILE MARK
203:031	341		POP	Н	RESTORE STACK/GET DATA PNTR
203:032	312 042 203		JZ	DONE	TEST FOR END OF FILE
203:035	167		MOV	M,A	MOVE DATA TO MEMORY
203:036	043		INX	H	INCREMENT DATA POINTER
203:037	303 006 203		JMP	L00P	GO GET MORE DATA
203:042	076 000	DONE	MVI	Α,0	
203:044	323 004		OUT	TAPE	TURN OFF TAPE MOTION
203:046	311		RET		RETURN
203:047	000	TEMP	000		DATA CELL WHERE COPE
					TRANSFERS DATA BYTE

31 F8 83	START	LXI SP,83F8
21 00 00		LXI H,O
E5	LOOP	PUSH H
11 01 00		LXI D,1
3E 02		MVI A,2
0E 00		MVI C,O
21 27 83		LXI H, TEMP
CD OA 81		CALL COPE
		LDA TEMP
FE 04		CPI EOT
E 1		POP H
CA 22 83		JZ DONE
77		MOV M,A
23		INX H
		JMP LOOP
	DONE	MVI A,O
D3 04		OUT TAPE
C9		RET
00	TEMP	000
	21 00 00 E5 11 01 00 3E 02 0E 00 21 27 83 CD 0A 81 3A 27 83 FE 04 E1 CA 22 83 77 23 C3 06 83 3E 00 D3 04 C9	21 00 00 E5 LOOP 11 01 00 3E 02 0E 00 21 27 83 CD 0A 81 3A 27 83 FE 04 E1 CA 22 83 77 23 C3 06 83 3E 00 DONE D3 04 C9

THE CHECK SUM SOFTWARE

Once data is stored on some bulk magnetic media such as a disk or tape, it is always possible that through some fault in the media or from an accidental exposure to an intense magnetic field, the original data has been altered. It is also possible that the read electronics of the device(s) which transfer data from the media to the computer's memory are faulty or even worse periodically faulty. If a program stored on tape is read into memory with errors, it probably will not run, and so it is loaded again and usually the second or third time it goes in correctly. This is annoying but not disastrous. However, if a payroll file were to be read in with errors such that several employees were in effect given large raises, this might be considered disastrous. The field of error correcting and detecting codes and algorythms has received a good deal of study and experimentation for these and other reasons. Error correcting codes are quite complex and are beyond the scope of the ROM software on the I/O board. However, there is a short routine included in the ROM called CHECK whose starting address 201:115 octal (814D hex). This routine can be used to detect a wide variety of read errors which may occur in transferring data from the audio cassette player to the computer's memory. This section is devoted to explaining how to use the subroutine CHECK to enhance the integrity of data stored on audio cassette tapes.

CHECK is used to generate a "check sum" over a data block which is to be transferred to or from memory. This check sum is two bytes long. The most straightforward way to use CHECK is as follows:

(1) Just before writing a data block out on tape, generate a check-sum word over the data block with CHECK and then append these two bytes to the end of the data. 0ctal

- (2) Write augmented data block on the tape.
- (3) Whenever the block of data is read into the computer, generate another check sum over all the data except the last two bytes.
- (4) Compare the new check sum with the original check sum which is stored in the last two bytes of the data block.

The CHECK subroutine generates check sums over blocks of data. Just as with the COPE software, CHECK requires that the starting address of the data block be in the H-L register pair and that the block length be in the D-E register pair. When CHECK is through, the check sum is in the H-L register pair -- high order byte in H and low order byte in L. The D-E register pair has the address of the next location above the data block. This makes it easy to append the check sum to a data block or to compare a new check sum with an old one. Below are two examples of subroutines which use CHECK. The first appends a check sum to a data block and the second compares a new check sum with an old one at the end of the block. The zero flag is set if the two check sums agree. In each case, the data block is 4K (4096) bytes long and starts at location 0.

041 000 000 021 000 020 315 115 201 353 163 043 162 311	APPEND:	LXI H,O LXI D,20:000 CALL CHECK XCHG MOV M,E INX H MOV M,D RET	INITIALIZE STARTING ADDR INITIALIZE BLOCK LENGTH COMPUTER CHECK SUM XCHG CHECK SUM W/ ADDR STORE LOW ORDER BYTE OF CS INCREMENT ADDR POINTER STORE HIGH ORDER BYTE OF CS RETURN
Hex			
21 00 00 11 00 10 CD 4D 81 EB 73 23 72 C9	APPEND:	LXI H,0 LXI D,1000 CALL CHECK XCHG MOV M,E INX H MOV M,D RET	
Octal		11	
041 000 000 021 000 020 315 115 201 353 173 276 300 043 172 276 311	COMPAR	LXI H,0 LXI D,20:000 CALL CHECK XCHG MOV A,E CMP M RNZ INX H MOV A,D CMP M RET	INITIALIZE STARTING ADDR INITIALIZE BLOCK LENGTH COMPUTE NEW CHECK SUM XCHG CHECK SUM W/ ADDR MOVE NEW LOW BYTE TO A COMPARE W/ OLD LOW BYTE RETURN IF ERROR INCREMENT ADDR MOVE NEW HIGH BYTE TO A COMPARE W/ OLD HIGH BYTE RETURN

Principles of Operation

Hex			
21 00 00 11 00 10 CD 4D 81 EB 7B BE	COMPAR	XCHG MOV CMP	H,0 D,1000 CHECK A,E M
C0 23		RNZ	11
7A		MOV	H A,D
BE C9		CMP RET	M

THE SOFTWARE UART

INTRODUCTION

The serial port of the I/O board has been designed to interface to a teletype with a paper tape reader and any serial RS232 device. The ADM3-A terminal from Lear Seigler or the Hazeltine 1500 are examples of relatively inexpensive RS232 video terminals which interface directly to the serial port.

Many I/O boards have a serial port -- it is a very useful interface to have on an I/O board. However, most I/O boards with serial ports have an integrated circuit called a UART connected to the port. It takes care of the serial-to-parallel conversion for incoming data from a terminal and the parallel-to-serial conversion for outgoing data from the computer to the terminal. The Speakeasy does not have a UART; instead, it has several pieces of software in its PROM which together constitute a software UART. This intelligent parallel-to-serial and serial-to-parallel converter has a great deal of flexibility and in many ways is superior to most hardware UARTS. Unfortunately, it is not more flexible in all respects.

An integrated circuit UART is actually two separate pieces of hardware in a single package. The parallel-to-serial conversion and the serial-toparallel conversion functions of a UART are independent of each other. many UARTS these two functions even have provision for separate clocks so that the two processes can take place at different rates. The parallel-toserial and serial-to-parallel functions of the software UART are also separate pieces of code. Unlike the hardware UART, however, only one of these processes can take place at a given time since the CPU itself is the prime mover in the process. The consequence of this is that for slow devices such as a teletype it is possible that during output, an input character from from the keyboard may be missed. This would be a serious problem if it were not for an important option that is built into the input (serial-to-parallel) software. The input software has the ability to echo input as it is collected so that during input it is not necessary to do any output (parallel-to-serial). At data rates of 300 baud and better, characters are collected (serial-to-parallel) and echoed (parallel-to-serial) faster than most humans can type so that it is virtually impossible to miss input during output. At these speeds the two separate processes of the software UART appear to someone at a terminal to be occuring simultaneously.

INPUT

The input software of the PROM UART allows for several options while it is collecting input data. A paper tape reader of a TTY can be turned on and characters can be echoed while they are being collected. The B register of the CPU is used to enable these options. The starting address of the serial input routine is 201:157 (816F hex) and is executed using a CALL INPUT instruction. The input character is returned in the D register. The input routine uses all the CPU registers and six levels of the stack.

OUTPUT

The output routine of the software UART expects that the parallel data to be sent out to the terminal is in the accumulator. The starting address of the output routine is 201:263 (81B3 hex). As with the input routine all the CPU registers are used along with four levels of the stack.

THE SPEED CONSTANT SCON

The software UART can run at any speed between 0 and 2400 baud (bits per second). The baud rate is set by initializing locations 203:363 and 203:364 (83F3 and 83F4). 203:363 has the label SCON which stands for Serial CONstant. Both SCON and SCON+1 must be initialized before a valid baud rate for the software UART is determined. The formula for calculating SCON and SCON+1 is given below:

$$SCON = \frac{1,000,000}{K \times (baud rate)}$$

For baud rates less than 600, K has the value 53 (decimal). For rates more than 600, K should be increased to 57. Below are some values for SCON for the more common baud rates:

Baud Rate	SCON+1,	SCO	N	
110	000:253	(00	AA	hex)
300	000:075	(00	3D	hex)
1200	000:016	(00	0 E	hex)
1800	000:011	(00	09	hex)
2400	000:006	(00	06	hex)

Some terminals may require a slight change from the values listed above which are average quantities.

Examples

Listed below is a short program ideal for testing the input and output circuitry of the serial port of the I/O board. This is a very low level routine which does not use SCON and has the effect of making a half duplex terminal out of a full duplex one.

0ctal	Hex	
202:000 333 005	8200 DB 05	GET THE INPUT
202:002 323 005	8202 D3 05	ECHO INPUT
202:004 303 000 20	02 8204 C3 00 82	ART

When the terminal is connected to the serial port and this program is running, whenever a key is pressed on the keyboard, it will be echoed on the screen or by the printer.

When bit 0 of register B is a zero, the input routine will automatically echo input. When bit 7 of register B is a 1, the TTY's paper tape reader will be turned on until a character is collected. It is always turned off when a character is collected even if some other piece of code has turned the reader on. Following is a program which exercises both the input and output routines. The speed constant is set for 300 baud.

Octal					
202:000 202:003 202:006	061 000 203 041 075 000 042 363 203	START	LXI	SP,203:000 H,75 SCON	INITIALIZE STACK POINTER INITIALIZE SCON
202:011	006 002 315 157 201	L00P		B,1 INPUT	SUPPRESS AUTOMATIC ECHO GO GET INPUT
202:016 202:017 202:022	172 315 263 201 303 011 202		MOV CALL JMP	A,D SROUT LOOP	TRANSFER INPUT CHARAC TO A GO ECHO INPUT GO GET MORE INPUT
	JOJ 011 202		J/11	2001	do del Pione Info
Hex					
8200	31 00 83	START	LXI	SP,8300	
8203	21 3D 00		LXI	H,3D	
8206	22 F3 83			SCON	
8209	06 01	L00P	MVI	B,1	
820B	CD 6F 81		CALL	INPUT	
820E	7A		ΜOΛ	A,D	
821F	CD B3 81			SROUT	
8212	C3 09 82		JMP	L00P	

When calling SROUT, the output routine, the character to be printed must be in the A register. When calling INPUT, the character entered from the keyboard is returned to the D register. The program below will perform just like the previous example. The difference between the two is that the CALL SROUT is missing but the INPUT routine is now enabled to echo characters as they are collected.

202:003	Octal					
202:013 315 157 201 CALL INPUT 202:016 303 011 202 JMP LOOP Hex 8200 31 00 83 START LXI SP,8300 8203 21 3D 00 LXI H,3D	202:003	03 041 075 000	START	LXI	• •	10
8200 31 00 83 START LXI SP,8300 8203 21 3D 00 LXI H,3D	202:013	13 315 157 201	LOOP	CALL	INPUT	
8203 21 3D 00 LXI H,3D	Hex					
8209 06 00 LOOP MVI B,0 820B CD 6F 81 CALL INPUT 820E C3 09 81 JMP LOOP	8203 8206 8209 820B	21 3D 00 22 F3 83 06 00 CD 6F 81		LXI SHLD MVI CALL	H,3D SCON B,O INPUT	

THE SERIAL STATUS FLIP-FLOP

Associated with the serial port is a status flip-flop which is accessed through the status port. This flip-flop is connected to bit 0 of input device 6. The serial status is set whenever a logical zero is present on either the TTY input or the RS232 input. Serial devices transmit a continuous stream of ones or rest bits when they are idle. When a serial device is ready to transmit data, it sends out one zero bit (start bit), seven or more data bits and one or more rest bits. The serial status flip-flop is a convenient signal to test whenever a program needs to know if a key (any key) has been struck on the keyboard. If a key has been struck,

333 006 IN 6 346 001 ANI 1

will reset the zero flag. If no key has been struck, the two instructions will set the zero flag. The status flip-flop is reset whenever an IN 5 instruction is executed.

THE PARALLEL PORT

The parallel port is perhaps the simplest of the four ports on the I/O board. It is a bidirectional port: data may be transmitted or received. There is a 1 k Ω pull-up resistor connected to pin #5 of J1 which disables the transmitters of the DM8835 transceivers. The default direction of the port is "input". This pin should be grounded if the port is to function as an output port. Associated with the output port is an 8-bit latch. This latch stores the most recent data sent to the parallel output port. There is a status bit of device 6 also associated with the parallel port. Pin #13 of J1 is connected to the clock input of a flip-flop. When a positive pulse is received at this pin, the status flip-flop for the port is set. When an IN 7 instruction is executed by the processor, the flip-flop is reset.

This port is called an inverting parallel port. The DM8835 transceivers buffering information from the outside world invert during both transmission and reception. Because of the higher noise margins, peripheral devices frequently send inverted data rather than positive data. When this is the case, the receivers of the DM8835s will automatically invert the data back to its natural positive state. If the peripheral transmits positive data, it will have the wrong polarity when an IN 7 instruction is executed. If this is the case, the IN 7 instruction should be followed by a CMA instruction to invert the data to its positive state. Below are two small routines the first for input and the second for output -- which illustrate the way a typical peripheral connected to the port should be accessed.

Input Routine (Input data in A)

0ct	al	Hex			
202:100 102 104 107 111	333 006 346 002 312 100 202 333 007 311	8240 DB 06 8242 E6 02 8244 CA 40 8247 DB 07 8249 C9	PIN 82	IN 6 ANI 2 JZ PIN IN 7 RET	GET STATUS STRIP OFF PARA PORT BIT TEST IF DATA READY GET DATA/RESET STATUS RETURN
			ut Routine t data in B)	
202:100 102 104 107 110 112 114	333 006 346 002 312 100 202 170 323 007 333 007 311	8240 DB 06 8242 E6 02 8244 CA 40 8247 78 8248 D3 07 824A DB 07 8246 C9	POUT 82	IN 6 ANI 2 JZ POUT MOV A,B OUT 7 IN 7 RET	GET STATUS STRIP OFF PARA PORT BIT TEST FOR OUTPUT READY MOVE OUTPUT DATA TO ACC TRANSMIT DATA RESET STATUS RETURN

Principles of Operation

A final example is the routine to access data from an Oliver OAE paper tape reader connected to the parallel port:

202:200	333 006	8280	DB 06	OPIN IN 6	GET STATUS
202:202	346 002	8282	E6 02	ANI 2	STRIP PARALLEL PORT BIT
202:204	312 200 202	8284	CA 80 82	JZ OPIN	TEST FOR INPUT READY
202:207	333 007	8287	DB 07	IN 7	GET INPUT DATA
202:211	057	8289	2F	CMA	COMPLIMENT
202:212	311	828A	C9	RET	RETURN

BOOTSTRAP SOFTWARE AND FILE STRUCTURES

INTRODUCTION

Almost all of the modern micro-processor based computers use semi-conductor memory exclusively. This type of memory has many advantages but has one major short coming when compared with "magnetic core" memory --semi-conductor memory cannot remember the information stored in it when power was turned off. This means programs must be reloaded whenever power is turned off. The Speakeasy I/O board was designed to eliminate this problem.

There is a short routine contained in the COPE ROM called "BOOTS" which has the ability to automate the process of program loading and initialization. BOOTS stands for Bootstrap and the routine has been designed to perform system initialization by utilizing the COPE tape handling software. Specifically, this routine automatically loads a 256 byte record from the tape into the first page of the RAM on the I/O board. After this record is loaded, BOOTS forces an unconditional branch to the first location of this RAM. Just loading a short record and forcing a branch will not by itself perform system initialization. On the other hand, if the record that BOOTS loads is really a program which contains loading parameters pertaining to yet another program which follows immediately on the tape, then the process of initialization can be successfully completed.

The BOOTS routine is in ROM and always does the same task. The desired program that is to be loaded and started such as BASIC or ATE is on the second record of the tape and must be loaded. The bridge between BOOTS and the main program is the first 256 byte record/program on the tape that is loaded and then started by BOOTS. The structure of this record is the main topic of this section. This record has been designed both to facilitate program loading and to implement a file structure for records on audio cassette tapes.

The Speakeasy I/O board can be used in a variety of applications without any file structure. However, experience has shown that the board is even more effective when some type of file structure is implemented. Below is an example (suggestion) which can be ignored, followed, or used as a starting point for a more elaborate and effective file structure.

HEADER STRUCTURE

The 256 byte record that B00TS loads and that is in the front of any program on tape will be called a "header" or "record header." This header contains instructions for reading and writing records using COPE. It also contains information pertaining to the record that it proceeds. The information implements the file structure and will be discussed first. The instructions along with a "map" of the header will be presented afterwards.

The header contains the following file dependent information:

- (1) A checksum (2 bytes) for error detection.
- (2) The load address in memory (2 bytes) for the record.
- (3) The length of the record (2 bytes).
- (4) The record type (1 byte).
- (5) The tape cassette write channel number (1 byte).
- (6) The title type (1 byte).
- (7) The title (130 bytes).

Checksum has the label CHKSM+1 and contains the two byte checksum generated by CHECK when the record is originally created.

Load address has the label LODAD. If the record is a program, the starting address should agree with the load address.

Record length has the label LNGTH.

Record type has the label TYPE. Allowance has been made for up to 250 different record types. If TYPE contains an ASCII B, the record contains binary data or a program. If TYPE contains an ASCII S, the record consists entirely of ASCII characters and generally would be source code for a program.

Tape cassette write channel number has the label WUNIT. WUNIT contains 203, 205, or 211 (83, 85, 89 hex) and is in actuality a command to COPE to write on channel 1, 2, or 3. This byte is present to facilitate the reproduction (with perhaps minor changes) of records without the aid of any higher level software.

Title type has the label TITYP. Some records have no title or have an encoded title. If TITYP contains an ASCII B, the record has a binary title which consists of the first 130 bytes of the record in binary. If TITYP contains an ASCII S, the record has a title consisting of ASCII characters.

Title has the label TITLE. If the title type is an ASCII S, the title consists entirely of ASCII characters. It may be as long as 130 bytes. The last character of the title is an ASCII carriage return which is the octal number 15 (hex $\emptyset D$).

Below are the instructions of the header program/record which uses the file structure information presented earlier to load and reproduce records.

Octal

202:000	333 377	HEADR		GET SENSE SWITCHES
202:002	017		RRC	TEST FOR SSW Ø
202:003	332 000 203		JC HEADR	WAIT IF SSW Ø ON
202:006	061 066 203		LXI SP, TSTAK	INITIALIZE THE STACK
202:011	315 031 203		CALL LOADR	CALL LOAD RECORD ROUTINE
202:014	302 014 203	STOP1		TEST FOR ERRORS
202:017	333 377	NOGO	IN SSW	GET SENSE SWITCHES
202:021	007		RLC	TEST FOR SSW 7
202:022	332 017 203		JC NOGO	WAIT IF SSW 7 ON
202:025	052 000 203		LHLD VERAD	GET FIRST ADDRESS OF RECORD
202:030	351		PCHL	BRANCH THERE
202:031	052 167 203	LOADR		GET THE LOAD ADDRESS
202:034	042 000 203		SHLD VERAD	SAVE FOR LATER VERIFY
202:037	315 062 203		CALL LREGS	LOAD UP THE REGISTERS
202:042	315 136 203		CALL COPER	GET READY TO READ RECORD
202:045	300		RNZ	RETURN IF STATUS ERROR
202:046	315 115 201		CALL CHECK	COMPUTE CHECK SUM
202:051	021 000 000	CHKSM	LXI D,Ø	LOAD UP OLD CHECK SUM
202:054	174		MOV A,H	GET LOW BYTE OF CHECK SUM
202:055	272		CMP D	COMPARE WITH OLD LOW BYTE
202:056	300		RNZ	RETURN IF NO COMPARE
202:057	175		MOV A,L	GET HIGH BYTE OF CHECK SUM
202:060	273		CMP E	COMPARE WITH OLD HIGH BYTE
202:061	311		RET	RETURN
202:062	052 171 203	LREGS	LHLD LNGTH	LOAD THE D-E REGISTER
202:065	352		XCHG	PAIR WITH RECORD LENGTH
202:066	052 000 203		LHLD VERAD	LOAD H-L WITH STARTING ADDR
202:071	076 202		MVI A,202Q	INITIALIZE A & C WITH
202:073	016 000		MVI C,Ø	A READ COMMAND
202:075	311	,	RET	RETURN
202:076	315 104 202	TAPEW		GO WRITE HEADER & RECORD
202:101	303 101 202	STOP2	JMP STOP2	DYNAMIC HALT
202:104	315 062 202	TAPE	CALL LREGS	LOAD UP CPU REG FOR COPE
202:107	315 115 201		CALL CHECK	COMPUTE CHECK SUM
202:112	042 052 202		SHLD CHKSM+1	SAVE CHECK SUM
202:115	041 000 202		LXI H,HEADR	STARTING ADDR FOR HEADER
202:120	021 000 001		LXI D,1:000	LENGTH OF HEADER
202:123	072 174 202		LDA WUNIT	WRITE COMMAND
202:126	365		PUSH PSW	SAVE FLAGS & ACCUMULATOR
202:127	315 136 202		CALL COPER	GO WRITE THE HEADER
202:132	315 062 202		CALL LREGS	LOAD UP CPU REG FOR COPE
202:135	361		POP PSW	RESTORE FLAGS & ACC
202:136	365	COPER	PUSH_PSW	SAVE FLAGS & ACC
202:137	257		XRA A	CLEAR ACC
202:140	062 365 203		STA DERR	INITIALIZE DATA ERROR CELL
202:143	062 366 203		STA SERR	INITIALIZE DATA ERROR CELL
202:146	361		POP PSW	RESTORE FLAGS & ACC
202:147	345		PUSH H	SAVE STARTING ADDRESS
202:150	335		PUSH D	SAVE BLOCK LENGTH
202:151	315 012 201		CALL COPE	GO DO THE TAPE COMMAND
202:154	331		POP D	RESTORE BLOCK LENGTH
202:155	341		POP H	RESTORE STARTING ADDRESS

202:156 202:161 202:162 202:165 202:166 202:167 202:171 202:173 202:174 202:175 202:176	072 366 203 107 072 365 203 250 311 000 000 000 000 203 102	LODAD LENGTH TYPE WUNIT TITYP TITLE	LDA SERR MOV B,A LDA DERR ORA B RET DW 0 DW 0 DW 0 DB 203Q DB 102Q DS 202Q	GET THE STATUS ERROR CELL SAVE IN B GET THE DATA ERROR CELL MERGE ERROR DATA RETURN LOAD ADDRESS WORD BLOCK LENGTH WORD FILE TYPE UNIT NUMBER & WRITE CMD TITLE TYPE TITLE AREA
Hex				
8200 8202 8203 8206	DB FF OF DA 00 82 31 36 83	HEADR	IN SSW RRC JC HEADR LXI SP,TSTAK	
8209 820C 820F 8211 8212	CD 19 82 C2 0C 82 DB FF 07 DA 0F 83	STOP1 NOGO	CALL LOADR JNZ STOP1 IN SSW RLC JC NOGO	
8215 8218 8219 821C 821F 8222	2A 00 83 E9 2A 77 82 22 00 82 CD 32 82 CD 5E 82	LOADR	LHLD VERAD PCHL LHLD LODAD SHLD VERAD CALL LREGS CALL COPER	
8225 8226 8229 822C 822D	CO CD 4D 81 11 00 00 7C BA	СНКЅМ	RNZ CALL CHECK LXI D,O MOV A,H CMP D	
822E 822F 8230 8231 8232	CO 7D BB C9 2A 79 82		RNZ MOV A,L CMP E RET LHLD LNGTH	
8235 8236 8239 8238 823D	EB 2A 00 83 3E 82 0E 00 C9		XCHG LHLD VERAD MVI A,82 MVI C,0 RET	
823E 8241 8244 8247 824A	CD 44 82 C3 41 82 CD 32 82 CD 4D 81 22 2A 82	TAPEW STOP2 TAPE	CALL TAPE JMP STOP2 CALL LREGS CALL CHECK SHLD CHKSM	

824D 8250 8253 8256	21 00 82 11 00 01 3A 7C 82 F5		LXI H, HEADR LXI D, 100 LDA WUNIT PUSH PSW
8257	CD 5E 82		CALL COPER
825A	CD 32 82		CALL LREGS
825D	F1		POP PSW
825E	F5	COPER	PUSH PSW
825F	AF		XRA
8260	32 F5 83		STA DERR
8263	32 F6 83		STA SERR
8266	F1		POP PSW
8267	E5		PUSH H
8268	D5		PUSH D
8269	CD OA 81		CALL COPE
826C	D1		POP D
826D	E1		POP H
826E	3A F6 83		LDA SERR
8271	47		MOV B,A
8272	3A F5 83		LDA DERR
8275	B0		ORA B
8276	C9		RET

THE HEADER PROGRAM

Once the header program is in memory, it should be preserved for later use with other programs. Below are the steps to save a copy of the header program so that it will auto-load and not try to load any record that follows it. This copy should be used only when it is necessary to create a file structure for a program or a data record.

- (1) Enter the header program starting at location 202:000 (8200 hex).
- (2) Enter 101 (41 hex) at location 202:167.
- (3) Enter 202 (82 hex) at location 202:170.
- (4) Enter 001 (01 hex) at location 202:171.
- (5) Put a tape in the recorder connected to channel one and press record.
- (6) Start the header program at location 202:076 (823E hex).

The recorder will start and will write out the header record itself on tape. Next, the program will write exactly one byte from location 202:101 of the header program. When BOOTS is used to read in the header record, regardless of the position of the sense switches, the header program will load and then come to a dynamic halt. If none of the sense switches are on, this halt will occur at location 202:101.

AUTO-LOADING PROGRAMS

With the header program in memory, any other program can be preserved on tape with auto loading capability by following the steps below:

- (1) Enter the lowest address of the program at locations 202:167 and 202:170; the low order byte of the address is loaded at 202:167 (8277 hex) and the high order byte is entered at 202:170 (8278 hex).
- (2) Enter the length of the program at locations 202:171 and 202:172. The length is a two byte value to allow programs of any length to be preserved. The low order byte is stored at location 202:171 (8279 hex) and the high order byte at location 202:172 (827A hex).
- (3) Start the header program at location 202:076 (823E hex).

The header program will first record the header on the tape after a leader tone of about five seconds has been recorded. Another five second leader tone is recorded, followed by the main program.

An auto-loading program consists of two records: the first is the header record and the second is the program itself. The header record contains file parameter information and code to load the program which follows it. To load an auto-loading program, the bootstrap program BOOTS is executed. There are two sense switches used by the header program which allows a considerable degree of flexibility: sense switch 0 and sense switch 7.

Sense switch 0: If sense switch 0 is turned on while the header record is loading, the header program will not load the main record until sense switch 0 is turned off. This feature is very useful when a record needs to be placed in a different area than actually called for. After the header program loads and is waiting for sense switch 0 to be turned off, stop the program. Change locations 202:167 and 202:170 (8277 and 8278 hex) to the new load address. Restart the header program at location 202:000 (8200 hex). Turn on sense switch 7 just after restarting the header program.

Sense switch 7: When this switch is turned on, the header program will load the main record but will <u>not</u> allow the main program to execute. This is useful if it is necessary to set certain parameters of the main program before execution. It is also a necessary procedure if the main program's lowest address is not its starting address or if the main program is not really a program but a data file.

AN "INTEL HEX" LOADER

There is a substantial body of software available to the small computer user which is recorded on KC Standard cassette tapes and has a data format which conforms to the so-called Intellec Hex Paper Tape Format or "Intel Hex" format. The details of this format along with a program which will load "Intel Hex" formatted KC Standard tapes is presented below.

THE INTELLEC HEX PAPER TAPE FORMAT

In this format, <u>two</u> ASCII hexadecimal characters are used to represent a byte of data. Preceding the first data field and following the last data field, there must be a leader/trailer of at least 200 rest bits (approximately eight seconds of 2400 hz tone). Each record consists of six fields. The fields must occur in the order presented below.

1. RECORD MARK FIELD: Frame 0

The ASCII code for a colon (:) is used to signal the start of a record.

2. RECORD LENGTH FIELD: Frames 1 and 2

The number of data bytes in the record is represented by two ASCII hexadecimal digits in this field. The high order digit is in Frame 1. The maximum number of data bytes in a record is 255 (FF in hex). An end-of-file record contains two ASCII zeros in this field.

LOAD ADDRESS FIELD: Frames 3-6

The four ASCII hexadecimal digits in Frames 3-6 give the address at which the data is loaded. The high-order digit is in Frame 3, the low-order digit in Frame 6. The first data byte is stored in the location indicated by the load address; successive bytes are stored in successive memory locations. This field in an end-of-file record contains zeros or the starting address of the program.

4. RECORD TYPE FIELD: Frames 7 and 8

The two ASCII hexadecimal digits in this field specify the record type. The high order digit is in Frame 7. All data records are type 0; end-of-file records are type 1.

5. DATA FIELD: Frames 9 to 9 + 2 (record length) -1

A data byte is represented by two frames containing the ASCII characters 0-9 or A-F, which represent a hexadecimal value between 0 and FF (0 and 255 decimal). The high order digit is the first frame of each pair. There are no data bytes in an end-of-file record.

6. CHECKSUM FIELD: Frames 9 + 2 (record length) to 9 + 2 (record length) + 1

The checksum field contains the ASCII hexadecimal representation of the two's complement of the 8-bit sum of the 8-bit bytes that result from converting each pair of ASCII hexadecimal digits to one byte of binary, from the record length field to and including the last byte of the data field. Therefore, the sum of all the ASCII pairs in a record after converting to binary from the record length field to and including the checksum field is zero.

Format Example:

:130160000E0C119231CD40000E09119031CD40006E

:0A3170007E3196310100000092311B

:10317C0092310100963180008C31923100009631F1

:04318E0092319231B7

The Loader Program

This program will load Intel Hex format KC Standard tapes. If the loader encounters an error, it will stop at ERROR. Otherwise, the loader stops at DONE. This program must reside in RAM.

0ctal				
203:000 203:003 203:006 203:010 203:012	061 200 203 315 020 203 076 000 323 004 302 012 203	START	LXI SP,TSTAK CALL READ MVI A,0 OUT 4 JNZ ERROR	INITIALIZE STACK POINTER READ THE RECORD STOP THE CASSETTE PLAYER STOP HERE ON ERROR
203:015	303 015 203	DONE	JMP DONE	STOP HERE IF NO ERRORS
203:020 203:023 203:025 203:030 203:032 203:035 203:036	315 135 203 376 072 302 020 203 036 000 315 075 203 120 315 075 203	READ	CALL RBYTE CPI ":" JNZ READ MVI E,O CALL CHTR MOV D,B CALL CHTR	READ A BYTE FROM TAPE COMPARE WITH START OF REC WAIT FOR BEGINNING OF REC INITIALIZE CHECKSUM GET A CHARACTER PAIR RECORD LENGTH TO D GET A CHARACTER PAIR
203:041 203:042 203:045 203:046 203:051 203:053 203:054 203:055 203:060	140 315 075 203 150 315 075 203 076 001 270 310 315 075 203 167	LOOP	MOV H,B CALL CHTR MOV L,B CALL CHTR MVI A,1 CMP B RZ CALL CHTR MOV M,A	HIGH ORDER ADDR BYTE TO H GET ANOTHER CHARACTER PAIR LOW ORDER ADDR BYTE TO L GET RECORD TYPE FIELD COMPARE RECORD TYPE TO END OF RECORD IDENTIFIER GET A DATA BYTE STORE IN MEMORY
203:061 203:062	043 025		INX H DCR D	ADVANCE ADDRESS POINTER DECREASE LENGTH COUNTER


203:063 203:066 203:071 203:072	302 055 203 315 075 203 300 303 020 203		JNZ LOOP CALL CHTR RNZ JMP READ	GET MORE DATA IF NON-ZERO GET CHECKSUM STOP IF CHECKSUM ERROR READ NEXT RECORD IN
203:075 203:100 203:103 203:104 203:105 203:106 203:110 203:113 203:116 203:117 203:120 203:121 203:122	315 135 203 315 123 203 027 027 027 027 107 315 135 203 315 123 203 260 107 303 137 311	CHTR	CALL RBYTE CALL HEX RAL RAL RAL MOV B,A CALL RBYTE CALL HEX ORA B MOV B,A ADD E MOV E,A RET	READ A BYTE FROM TAPE CONVERT TO HEX MULTIPLY BY HEXADECIMAL TEN SAVE IN B GET LOW ORDER ASCII DIGIT CONVERT TO HEX MERGE WITH HIGH ORDER BYTE SAVE IN B UPDATE CHECKSUM SAVE NEW CHECKSUM RETURN
203:123 203:125 203:127 203:131 203:132 203:135 203:136 203:137 203:140 203:143 203:146 203:150 203:151 203:151 203:155 203:155	-	HEX RBYTE	MVI A,0 SUI 60Q CPI 10 RC SUI 7 RET PUSH B PUSH D PUSH H LXI H,HEX+1 LXI D,1 MVI A,2 MOV C,E CALL COPE POP H POP D POP B RET	GET THE DATA BYTE SUBTRACT BASE COMPARE WITH TEN RETURN IF LESS THAN TEN SUBTRACT OFFSET RETURN SAVE THE STATE OF THE LOADER INITIALIZE STORAGE POINTER INITIALIZE BYTE COUNT INITIALIZE CMD REG INITIALIZE C TO ZERO READ A BYTE FROM TAPE RESTORE THE STATE OF THE LOADER RETURN
8300 8303 8306 8308 830A 830D	31 80 83 CD 10 83 3E 00 D3 04 C2 0A 83 C3 OD 83	START ERROR DONE	LXI SP,TSTAK CALL READ MVI A,0 OUT 4 JNZ ERROR JMP DONE	
8310 8313 8315 8318 831A 831D 831E 8321	CD 5D 83 FE 3A C2 10 83 1E 00 CD 3D 83 50 CD 3D 83 60	READ	CALL RBYTE CPI ":" JNZ READ MVI E,O CALL CHTR MOV D,B CALL CHTR MOV H,B	

8322	CD 3D	83		CALL	CHTR
8325	68			MOV	L,B
8326	CD 3D	83		CALL	CHTR
8329	3E 01			MVI	A,1
832B	B8			CMP	В
832C	С8			RZ	
832D	CD 3D	83	LOOP	CALL	CHTR
8330	77	_		MOV	M,A
8331	23			INX	Н
8332	1D			DCR	D
8333	C2 2C	83		JNZ	LOOP
8336	CD 3D			CALL	CHTR
8339	co			RNZ	*
833A		83		JMP	READ
833D	CD 5D		CHTR	CALL	
8340	CD 53		OHIL	CALL	
8343	17	0)		RAL	IILX
8344	17			RAL	
8345	17			RAL	
8346	17			RAL	
8347	47				D A
8348	CD 5D	02		MOV	B,A
834B			*	CALL	RBYTE
834E	CD 53	03		CALL	HEX
	B0			ORA	В
834F	47			MOV	B,A
8350	83			ADD	E
8351	5F			MOV	E,A
8352	C 9			RET	
8353	3E 00		HEX	MVI	A,0
8355	D6 30		IILX	SUI	30H
8357	FE OA			CPI	10
8359	D8			RC	10
835A	D6 07			SUI	7
835C	C9			RET	′
835D			DDVTE	PUSH	D
	C5		RBYTE		B D
835E	D5			PUSH	
835F	E5	0.5			H
8360	21 54	_		LXI	H,HEX+1
8363	11 01	00		LXI	D,1
8366	3E 02			MVI	A,2
8368	4B	0.4		MOV	C,E
8369	CD OA	81		CALL	COPE
836C	E1			POP	H
836D	D1			POP	D
836E	C1			POP	В
836F	C 9			RET	

INTERFACE CABLES AND CONNECTION PROTOCOL

THE TAPE CASSETTE PORT

J2 is the cassette interface connector. It is a 16-pin DIP (dual-in-line) socket. Fifteen of the sixteen pins are used. Five connections are provided for each tape channel. The pin-out for this connector is detailed below.




The input signal should come from the external speaker output of the cassette player/recorder. The output signal carries a wave form of approximately four volts peak and is much too high for the microphone input of the recorder. Instead, it should go to the auxiliary input. The two motion control outputs should be connected to the remote input of the cassette player/recorder. There are two choices for cables: flat ribbon or co-axial. If flat cable is used, it should terminate at one end with a DIP header (3M part #3416-0000 or equivalent). If co-axial cables are used, a 16-pin component carrier is a convenient way to terminate. There is one common ground connection which should be connected to both the auxiliary input ground connection and the external speaker output ground connection. (A 16-conductor flat cable with a DIP header is available from Morrow's to facilitate connecting J2 to a cassette player/recorder.)


There are cassette players which have a ground loop between the ground connection of the external speaker jack and the auxiliary input jack. A ground loop between two common ground connections exists when there is a significant impedence between the two points. In a cassette player, ground loops generally are caused by component layout anomalies. Ground loop problems manifest themselves by hum or interference when both the auxiliary plug and the speaker plug are plugged in at the same time. If there is a noticeable background hum on tape data files, it may be caused by a ground loop in a cassette player. The problem can be averted by plugging in only one of the two signal plugs at a time: speaker plug during tape reads or auxiliary input during tape writes.


THE SERIAL PORT

J3 is the serial interface connector. It is a 16-pin DIP socket. Nine of the sixteen pins are used. Three connections are dedicated to the RS232 section of the serial port and six are devoted to the TTY section of the port. The pin-out for this connector is detailed below.



If a TTY is connected to the port, the RS232 inputs should be left open. On the other hand, if an RS232 device is connected to the port, the TTY inputs must be connected. That is, pins 3 and 4 of J3 must be connected together when an RS232 device is connected to pins 1, 2 and 15 of J3. The two layouts below detail how the connectors of a TTY or an RS232 device (DB25) should be wired to J3. A 16-conductor flat cable is available from Morrow's to facilitate connecting J3 to a TTY or RS232 device.





THE PARALLEL PORT

J1 is the parallel port connector. It is a 26-pin array designed to mate with a flat cable terminated with a 26-connection socket (3M part # 3399-0000 socket or equivalent). The pin out for this connector is detailed below. A 26-conductor cable with a 3M socket is available from Morrow's to facilitate connecting the parallel port to an 1/0 device.

b1 J1 pln 1	1/0 DATA Ø J1 pin 4
b2 J1 pin 2	I/O OATA 1 J1 pln 3
b3 J1 pin 3	1/0 OATA 2 J1 pin 2
64 J1 pin 4	I/O DATA 3 Ji pin 1
b5 J1 pin 5	1/0 DATA 4 J1 pin 11
b6 J1 pin 6	1/0 OATA 5 J1 pin 12
b7 J1 pin 7	
b8 J1 pin 8	_
STB J1 pin 9	DATA READY J1 pin 13
CHERRY "PRO" KEYBOARD INTERFACE EXAMPLE	
·	
OØ 1/0 pin 1	1/0 DATA # J1 pin 4
01 1/0 pin 16	1/0 QATA 1 J1 pin 3
02 1/0 pin 2	1/0 DATA 2 J1 pin 2
. D3 1/0 pin 15	1/0 OATA 3 J1 pin 1
D4 1/0 pin 3	1/0 OATA 4 J1 pin 11
05 1/0 pin 14	
06 i/0 pin 4	
	-
D7 1/0 pin 13	1/D DATA 7 J1 pin 1D
RDA 1/0 pin 7	OATA READY J1 pin 13
ACK 1/0 pin 5	INPUT TO BUS J1 pin 7
OLIVER PAPER TAPE REAGER INTERFACE EXAMPLE	
	PARALLEL PORT INTERFACE EXAMPLES A THINKER TOY PRODUCT FROM MDRROW'S SPEAKEASY 1/O BOARO

PARTS LIST

```
8" x 10" glossy photograph
1
        5" x 10" printed circuit board
1
        24\Omega \frac{1}{4} watt resistors
3
                                             (red-yellow-black)
        240\Omega \frac{1}{2} watt resistors
                                             (red-yellow-brown)
3
2
        470\Omega 1 watt resistors
                                             (yellow-purple-brown)
9
        1k\Omega \frac{1}{4} watt resistors
                                             (brown-black-red)
                    11
 1
        1.5k\Omega
                                             (brown-green-red)
                                             (orange-orange-red)
 3
        3.3k\Omega
 5
        4.7k\Omega
                                             (yellow-purple-red)
                     п
2
        10k\Omega
                                             (brown-black-orange)
 3
        15k\Omega
                                             (brown-green-orange)
        22k\Omega
 1
                                             (red-red-orange)
2
        27k\Omega
                                             (red-purple-orange)
 4
        47k\Omega
                                             (yellow-purple-orange)
                     11
 1
        330kΩ
                                             (orange-orange-yellow)
 1
        .001 μfd disk capacitor
 4
        .01
        .1 µfd mylar capacitor
 1
        .82 \mu fd tantulum capacitors
 2
 3
        39 µfd
17
        by-pass capacitors*
7
        1N914/4820-0201 signal diodes
 2
        1N4742 12 v. 1 watt zener diodes
        1N4585 rectifying diode
 1
 3
        Gordos 761A52 relays
```

^{*}by-pass capacitor values may vary from .01 μfd to .1 μfd

- 3 2N3906 PNP transistors
- 1 2N3904 NPN transistor
- 17 low profile 16-pin sockets
- 6 low profile 14-pin sockets
- 1 low profile 20-pin socket
- 1 26 conductor right angle male header (position J1)
- 1 16 conductor right angle male header with shell & female connectors (J2)
- 7 or 9 conductor right angle male header with matching shell and female connectors (J3)
- 1 heat sink
- 1 set machine nut & screw
- 1 74LS00 quad 2-input NAND gate
- 1 74LS04 hex inverter
- 1 7406 hex open collector inverter/buffer
- 1 74LS37 quad 2-input NAND buffer
- 2 74LS74 dual D-type flip-flop
- 1 74LS139 dual 1 of 4 decoder
- 1 74LS155 dual 1 of 4 decoder
- 1 74LS175 quad dual rail register
- 1 74LS273 octal latch
- 2 74LS367 2-4 tri-state* buffer with enables
- 4 2112/5039927A 4x256 N-MOS RAM
- 2 MMI 6306 4x512 PROM (Monolithic Memories)
- 1 MMI 6301/82S129 4x256 PROM
- 2 DS8835 inverting tri-state* transceivers
- 2 8T97 2-4 tri-state* buffer/driver with enables
- 1 741 operational amplifier
- 1 LM311 comparator

^{*}tri-state is a trade mark of National Semiconductor

ASSEMBLY INSTRUCTIONS

DO NOT INSTALL OR SOLDER ANY PARTS UNTIL YOU HAVE READ THESE INSTRUCTIONS SEVERAL TIMES AND HAVE FULLY DIGESTED THE INFORMATION!

CAUTION -- DO NOT SOLDER OR CLIP COMPONENT LEADS WITHOUT USING SAFETY GLASSES!

INSPECTION

Use the Parts List to make sure that there are no missing items in your kit. Please notify us of any shortages. Be sure to check for missing parts before you start to assemble.

COMPONENT LEAD WIDTHS

Bend the leads with the plastic bending block in your kit. Be sure that the leads are bent to the proper width <u>before</u> the part is inserted. Properly bent components solder easier and give the finished kit a professional appearance.

- 1. All the $\frac{1}{4}$ watt resistors have lead widths of .5 inches.
- 2. The $\frac{1}{2}$ watt resistors R38 and R39 have lead widths of .5 inches.
- 3. The $\frac{1}{2}$ watt resistor at R28 has a lead width of .6 inches.
- 4. The two 1 watt resistors have lead widths of .95 inches.
- 5. The two .82 μ fd tantulum capacitors C5 and C8 have lead widths of $\frac{1}{2}$ inch.
- 6. The three 39 μfd tantulum capacitors C9, C10, and C11 have lead widths of .6 inches.
- 7. The CR11 diode has a lead width of .7 inches; all other diodes have lead widths of $\frac{1}{2}$ inch.
- 8. The transistors and ceramic disk capacitors have partially preformed leads and may be installed without preparation.


SOCKETS

A socket is furnished for every integrated circuit. It is important that you use the sockets; otherwise, a defective part will be extremely difficult to replace.

NO REPAIR OR SERVICE WILL BE PERFORMED ON A KIT WHICH HAS HAD INTEGRATED CIRCUITS SOLDERED TO THE CIRCUIT BOARD.

PARTS ORIENTATION

In all references throughout the instructions, the convention used is that the gold edge connector is the <u>bottom</u> of the board. Orientation identification is molded into the plastic of the sockets and is illustrated below:



This orientation mark identifies where pin #1 of the integrated circuit is to be positioned when inserted into the socket. The sockets should be inserted in the board so that the orientation mark is in the <u>lower left</u> hand corner.

Orientation of the transistors, tantulum capacitors, diodes and voltage regulator is specified in the component layout drawing. It is advisable to study this drawing and the 8×10 glossy photograph carefully before building the kit. Refer to both during parts installation.

SOLDERING AND SOLDER IRONS

The most desirable soldering iron for complex electronic kits is a constant temperature soldering iron with an element regulated at 650° F. The tip should be fine so that it can be brought in intimate contact with the pads of the circuit board. Both Unger and Weller have excellent products which fit the above requirements.

There are three important soldering requirements for building this kit:

- 1. Do not use an iron that is too cold (less than 600° F) or too hot (more than 750°).
 - 2. Do not apply the iron to a pad for extended periods.
 - 3. Do not apply excessive amounts of solder.

The proper procedure for soldering components to the circuit board is as follows:

- 1. Bring the iron in contact with both the component lead and the pad.
- 2. Apply a \underline{small} amount of solder at the point where the iron, component lead, and pad all make contact.
- 3. After the initial application of solder has been accomplished with the solder flowing to the pad and component lead, the heat of the iron will have transferred to both the pad and the lead. Apply a small amount of additional solder to cover the joint between the pad and the lead. DO NOT PILE SOLDER ON THE JOINT! EXCESSIVE HEAT AND SOLDER CAUSE PADS AND LEADS TO LIFT FROM THE CIRCUIT BOARD. EXCESSIVE SOLDER IS THE PRIMARY CAUSE FOR BOARD SHORTS AND BRIDGED CONNECTIONS.


PARTS INSTALLATION

Before installing parts, bend the leads of the resistors, diodes and tantulum capacitors to the proper lengths. After a series of parts have been installed in the board, bend the leads slightly to hold them in place, solder the leads and trim the excess lead lengths before proceeding to the next step.

Install:

 R38-R39	240Ω ½ watt (bottom left)	(red-yellow-brown)
 CR9-CR10	1N4742 12 v. 1 watt zener	Check for orientation!
 R35-R36	1k Ω $\frac{1}{4}$ watt (top)	(brown-black-red)
 CR1-CR3	1N914/4820-0201	Check for orientation!
 R1, R3, R5	47k _Ω ¼ watt	(yellow-purple-orange)
 R2, R4, R6	24_Ω $\frac{1}{4}$ watt	(red-yellow-black)
 R7, R37	1k Ω $\frac{1}{4}$ watt	(brown-black-red)
 R8-R11	4.7k _Ω ‡ watt	(yellow-purple-red)
 R12-R14	15k _Ω ‡ watt	(brown-green-orange)
 CR4-CR6	1N914/4820-0201	Check for orientation!
 R15-R16	10kΩ ‡ watt	(brown-black-orange)
 C5	.82 μ fd tantulum	Check for orientation!
 R17	$22k_\Omega$ $\frac{1}{4}$ watt	(red-red-orange)
 R18	330kΩ ¼ watt	(orange-orange-yellow)
 R19	1kΩ ¼ watt	(brown-black-red)
 R20, R24, R25	$3.3k\Omega$ ½ watt	(orange-orange-red)
 C8	.82 μ fd tantulum	Check for orientation!
 R21	4.7k _Ω ‡ watt	(yellow-purple-red)
 R22	47k _Ω ‡ watt	(yellow-purple-orange)
 R23	1.5k _Ω ‡ watt	(brown-green-red)
 CR7	1N914/4820-0201	Check for orientation!
 R26, R27	$27k\Omega$ ¼ watt	(red-purple-orange)

	R28	240Ω ½ watt	(red-yellow-brown)		
	R31-R34	1kΩ ‡ watt	(brown-black-red)		
	CR11	1N4585	Check for orientation!		
	Sockets Z1, Z	22, Z5	Pin #1 to lower left.		
	Socket Z4		Pin #1 to lower left.		
	Sockets Z6, Z Z17, Z18	Z7, Z11, Z12, Z16, B	Pin #1 to lower left.		
	Sockets Z15, Z22, Z23	Z9, Z20, Z21, 3, Z24	Pin #1 to lower left.		
	Sockets Z3, Z	z8, z19	Pin #1 to lower left.		
	Sockets Z13,	Z14, Z19	Pin #1 to lower left.		
	Connector J1				
	Socket/connec	ctor J2			
	Socket/connec	ctor J3			
	C9, C10, C11	39 μfd tantulum	Check for orientation!		
-	R29, R30	470Ω 1 watt	(yellow-purple-brown)		
	C27, C28, C7	by-pass capacitors			
	C1-C3	.01 μfd blocking capacitors			
	C4	.1 μfd filter capacitor			
	C6	.001 μfd blocking capacitor			
	C12-C15	by-pass capacitors			
	C16-C19	by-pass capacitors			
	C20-C26	by-pass capacitors			
•	— Install the LM340.5/7805 5 v. regulator by bending leads, inserting and hand tightening the nut and bolt through the regulator, heat sink and board. Solder the leads. If heat sink grease is available, appl a thin film between the board, heat sink and regulator. Finally, tighten nut firmly.				
	Q1	2N3904 transistor	Check for orientation!		
	Q2-Q4	2N3906 transistor	Check for orientation!		
	K1-K3	761A05 Form A Gordos relay	Check for orientation!		



POWER-UP AND SYSTEM CHECK OUT

POWER SUPPLY/VOLTAGE REGULATOR CHECK OUT

Voltage requiremen	ts:	(reference to ground - pins 50 and 100)			
Pins 1 and 51	not less th not more th	han 7 volts han 10 volts	approx7 amps		
Pin 2		nan 14 volts nan 22 volts	approx1 amps		
Pin 52	· · · · · · · · · · · · · · · · · · ·	nan -22 volts nan -14 volts	approx1 amps		

Before installing any of the integrated circuits, apply power to pins 1 and 51, pin 2, and pin 52 (ground at pins 50 and 100) as specified above. Power can come from external supplies or from the host computer. If the board is to be plugged into the computer, it is advisable to use an extender board during testing of the interface. After applying power, perform the following measurements with a volt meter:

- (1) J3 pin 4 -12 volts
- (2) Z5 pin 11 +12 volts
- (3) Z1 pin 16 +5 volts
- (4) Z16 pin 16 +5 volts
- (5) Z15 pin 16 +5 volts
- (6) Z8 pin 14 +5 volts
- (7) Z24 pin 16 +5 volts

If the voltage at any of the check points differs by more than 5% of the required value, return the board for trouble shooting and repair.

POWER-UP CHECK OUT

Install the integrated circuits as per the layout sheet. Be very careful not to bend pins of the ICs under the package. Often a pin which is bent under an IC appears to be inserted in the socket. REMEMBER: BENT PINS ARE THE MOST COMMON REASON FOR A MALFUNCTIONING BOARD!

After the parts have been installed, repeat the seven voltage measurements specified in the previous section. If the test points differ from the required values, the board should be returned. Under no circumstance should sockets be removed from the board. Such abuse may void the warranty under which repair and service is performed.

SYSTEM CHECK-OUT INTRODUCTION

The I/O interface occupies 1024 bytes of memory: 200:000 through 203:377 octal or 8000 through 83FF hex. It also uses I/O device addresses 4, 5, 6 and 7. These addressing requirements can be easily customized for special applications but in the check-out procedures which follow, the standard addressing will be used. Users of customized boards should apply appropriate address offsets in the test programs below.

The 1024 bytes of memory used by the I/O board are evenly divided between RAM and PROM. The PROM occupies the first 512 bytes and the RAM uses the last 512 bytes. The board uses I/O device 4 for the cassette data input, data output, and tape motion control. Device 5 is dedicated to the serial data port which includes both a TTY and an RS232 interface. Device 7 controls the 8 bit bi-directional parallel port. Device 6 performs two distinct tasks: the output half controls the paper tape reader, if one is present, on the TTY connected to device 5. The input half furnishes data ready status bits for both the serial port and the parallel port.

The check out procedures which follow are designed to exercise each I/O device on the board along with the RAM and PROM. The RAM is also utilized to facilitate the task of checking the I/O devices.

At a number of places in the check out procedure, it is necessary to set sense switches and start short test programs. For IMSAI or ALTAIR computers a program is started by doing an "examine" at the starting address and then pressing the RUN switch. For the EQUINOX computer or a Keyed-Up 8080 Front Panel/CPU, a program is started by initializing the Program Counter of the CPU and pressing the M key. For computers which have no formal front panel such as the SOL or VECTOR GRAPHICS, a test program is started by having the system monitor perform an "EXECUTE" command to the test program's starting address.

There are several short 28 gauge wires included in I/O Bag #1. These wires are to be used to jumper pins J3 in the check out tests that follow. These wires are fine enough and stiff enough so that they may be inserted into the various connectors of the connector/socket J3.

ROM

Insert the I/O board in the main frame and turn on the computer. After power up, perform the following examine memory contents:

0ctal		Hex	
200:000	303 .	8000	C3
200:001	003	8001	03
200:002	200	8002	80
200:003	075	8003	3D

201:012	107	810A	47
201:013	042	810B	22
201:014	336	810C	DE
201:015	203	810D	83

If there are any deviations from the above values, the board should be returned for service. This completes the ROM check out.

RAM

Using the computer's front panel or the system monitor, enter the following data starting at address 202:000 octal (8200 hex):

0 c ta	1	Hex		
202:000	333	8200	DB	START IN SSW
202:001	377	8201	FF	
202:002	323	8202	D3	OUT TAPE
202:003	004	8203	04	
202:004	303	8204	C3	JMP START
202:005	000	8205	00	
202:006	202	8206	82	

After the data has been entered, examine the locations to be sure the RAM has accepted it correctly. This program will be used along with the sense switches (front panel numeric switches on the EQUINOX or Keyed-Up 8080 panel) to check output port 4, the tape cassette command and data output port. If the RAM will not accept data correctly, return the board for service.

Again, using the system monitor or the computer's front panel, enter the following data starting at address 203:000 octal (8300 hex):

BEGIN IN SSW	DB	8300	333	203:000
	FF	8301	377	203:001
OUT PARALLEL	D3	8302	323	203:002
	07	8303	007	203:003
IN PARALLEL	DB	8304	333	203:004
	07	8305	007	203:005

203	:006	062	8306	32		STA	TEST
203	3:007	014	8307	00			
203	:010	203	8308	83			
203	3:011	303	8309	C3		JMP	BEGIN
203	3:012	000	830A	00			
203	3:013	203	830B	83			
203	3:014	000	830C	00	TEST		

As before, examine the data to be sure that the RAM has accepted it correctly. If there are memory cells which do not accept data, return the board.

This second sequence of data is another program which will help in checking out the input and output functions of the parallel port -- port 7. To check out the various I/O ports, several items are necessary:

- 1. Some jumpers at least three inches long (included in Bag #1).
- 2. Ohm meter.
- 3. Voltmeter or logic probe.

TAPE COMMAND AND DATA OUT PORT: 1/0 DEVICE 4

The first short program entered at 202:000 octal (8200 hex) will be used; it is recapped here for convenience.

0c1	tal	He			
202:000	333 377	8200	DB FF	START IN SSW	
202:002	323 004	8202	D3 04	OUT 4	
202:004	303 000 202	8204	C3 00 82	JMP START	

Start this program with all the sense switches off. (The sense switches, i.e., the numeric keys of the EQUINOX's front panel are automatically reset whenever the front panel program transfers control to the user's program by pressing the M switch.)

Using the volt meter or logic probe, measure the voltage at the left side of R7 (the 7th resistor below J2). The voltage should be almost zero (TTL logic zero).

Turn on sense switch 0 (press numeric pad switch 0 on the EQUINOX or Keyed-Up 8080). Verify that the voltage is now approximately 4 volts (TTL logic 1). Turn sense switch 0 off again (press S, then M on the EQUINOX).

Verify that the level at the left side of R7 is again a logic zero. Stop the program. This completes the check out of the tape cassette data output.

Restart the program. Connect an ohm meter across pins 6 and 11 of J2. Verify that this is an open circuit. Also, verify that the logic level at pin 12 of Z8 (7406) is a logic 0. Turn on sense switch 1. Verify that pins 6 and 11 of J2 now make a short circuit and that the level at pin 12 of Z8 is now 5 volts. Turn off sense switch 1. Verify that pins 6 and 11 of J2 are again open circuited while the level at pin 12 of Z8 is again zero. This completes the check out of the unit #1 tape command port -- Z8 enables data input from the tape channel 1 and pins 6 and 11 connect to the motor control relay at channel 1.

Connect the ohm meter next across pins 4 and 12 of J2 and verify that this is an open circuit. Also, verify that pin 6 of Z8 is a logic 0. Turn on sense switch 2. Check that pins 4 and 12 of J2 are now short circuited and that pin 6 of Z8 is a logic 1 (5 volts). Turn off sense switch 2 and check that pin 6 of Z8 has returned to a logic zero (approximately 0 volts) and that pins 4 and 12 of J2 are again an open circuit. This completes the check out of the unit #2 command port.

Finally, connect the ohm meter across pins 2 and 15 of J2 and check that this is an open circuit. Also check that pin 10 of Z8 is at a logic 0. Turn on sense switch 3 and check that pins 2 and 15 of J2 are now shorted while pin 10 of Z8 is at 5 volts. Turn sense switch 3 off now and check that at open circuit condition is again maintained across pins 2 and 15 of J2 while the logic level at pin 10 of Z8 has returned to zero. This completes the checkout of the tape output data and command port. Should any of the above tests fail, please return board for service.

TAPE INPUT DATA PORT:

Enter the following program at 202:000 octal (8200 hex):

202:000	333 004	8200	DB 04	GET IN 4
202:002	346 001	8202	E6 01	ANI 1
202:004	062 012 202	8204	32 OA 82	STA DATA
202:007	303 000 202	8207	C3 00 82	JMP GET
202:012	377	820A	FF	DATA 377

Remove the LM311 from socket Z5A. Connect a jumper from pin #15 of Z5 to pin 3 of J3. Start the above program. Stop the program and examine location 202:012. Verify that this location contains zero. Next, jumper pin 15 of Z5 to pin 4 of J3. Restart the above program. Stop the program and verify that location 202:012 now contains the value 001. Remove the jumper and replace the LM311 in Z5A.

This completes the check out of the tape data input channel. The test does not exercise the LM311 comparator or its input circuitry but it does verify that the output from the LM311 is being properly accessed by the CPU. Later, we will exercise the input circuitry of the tape data channel.

SERIAL INPUT DATA PORT:

Enter the following program at 202:000 octal (8200 hex):

202:000	333 005	8200	DB 05	GETS IN 5
202:002	346 001	8202	E6 01	ANI 1
202:004	062 021 202	8204	32 11 82	STA SDATA
202:007	333 006	8207	DB 06	in 6
202:011	346 001	8209	E6 01	ANI 1
202:013	062 022 202	820B	32 12 82	STA STATUS
202:016	303 000 202	820E	C3 00 82	JMP GETS
202:021	377	8211	FF	SDATA 377
202:022	376	8212	FE	STATUS 376

After entering any data into a computer, especially a test program such as the one above, be sure to examine the contents for accuracy. After the program has been checked, start the test. Stop the program and examine locations 202:021 (8211 hex) and 202:022 (8212 hex). Location 202:021 should now contain 000 and location 202:022 should contain 001.

Using a jumper, connect pin #4 to pin #5 of J3. Restart the test program. Stop the program and examine locations 202:021 and 202:022 for values 001 and 000, respectively. Disconnect the jumper. This completes the serial input data port check out.

SERIAL OUTPUT DATA PORT:

Enter the following program at 202:000 octal (8200 hex):

00	ΓAL		HEX	
202:000	333 377	8200	DB FF	TEST IN SW
202:002	323 005	8202	D3 05	OUT 5
202:004	303 000 202	8204	C3 00 82	JMP TEST

Using a jumper, connect pins 6 and 7 of J3 together. Make sure all the sense switches are off (the sense switches are always turned off when the front panel of the EQUINOX is active). Start the program. With a volt meter, verify that the voltage between pin 6 of J3 and ground is 0 volts and that the voltage between pin #2 of J3 and ground is +12 volts.

Turn on sense switch 0 (press the 0 digit on the EQUINOX). Measure the voltage between pin #6 of J3 and ground. It should be 5 volts. Measure again the voltage between pin #2 of J3 and ground. It should now read -12 volts instead of +12 volts. Stop the program and disconnect the jumpers. This completes the test of the serial output data port.

TTY/PAPER TAPE READER CONTROL PORT:

Enter the following program at 202:000 octal (8200 hex):

202:000	333 377	8200	DB FF	TEST IN SSW
202:002	323 006	8202	D3 06	оит 6
202:004	333 000 202	8204	C3 00 82	JMP TEST

Using a jumper, connect pins 8 and 9 of J3. Make sure all the sense switches are off. Start the program. With a volt meter, measure the voltage between pin #8 of J3 and ground. The voltage should be -12 volts. Turn on sense switch 0 and again measure the voltage between pin #8 of J3 and ground. It should now be +5 volts. Stop the program and remove the jumper. This completes the check out of the TTY Paper Tape Reader Control port.

PARALLEL STATUS PORT:

Enter the following program at 202:000 octal (8200 hex):

202:000	333 007	8200	DB 07	IN 7
202:002	333 006	8202	DB 06	LOOP IN 6
202:004	346 002	8204	E6 02	ANI 2
202:006	062 014 202	8206	32 OC 82	STA STATUS
202:011	303 002 202	8209	C3 O2 82	JMP LOOP
202:014	377	820C	FF	STATUS 377

Start and stop the program. Examine location 202:014 octal and verify that it contains 000. Start the program again. Locate R36 on the circuit board (just to the right of Z4, a 20 pin IC #74LS273). Using a jumper, ground the TOP lead of R36. Stop the program and examine location 202:014 octal (820C hex). This location should now contain 002. This completes the check out of the Parallel Status port.

PARALLEL DATA PORT:

Earlier, the following program was entered at location 203:000 octal (8300 hex):

203:000	333 377	8300	DB FF	BEGIN IN SSW
203:002	323 007	8302	D3 07	OUT 7
203:004	333 007	8304	DB 07	IN 7
203:006	062 014 203	8306	32 OC 83	STA TEST
203:011	303 000 203	8309	C3 00 83	JMP BEGIN
203:014	000	830C	00	TEST 000

Verify that the program is still in memory. Jumper pin #5 of J1 to ground Check as follows:

Step 1 Turn off all sense switches.	Step 2 Start the program.	Step 3 Turn on sense switch:	Step 4 Stop the program.	Step 5 Examine location 203:014 (8300 hex).	Step 6 Contents should be:
11	11	0	11	11	001 octal (01 hex)
11	11	1	11	11	002 octal (02 hex)
11	11	2	11	11	004 octal (04 hex)
11	11	3	11	н	010 octal (08 hex)
11	11	4	11	п	020 octal (10 hex)
11	11	5	n	11	040 octal (20 hex)
11	11	6	11	н	100 octal (40 hex)
п	11	7	11	п	200 octal (80 hex)

This completes the check out of the parallel data port and the function modules of the I/O board. If any of the test data differs from what has been described above, return the board for service.

There is one further test which should be done, i.e., exercise the input circuitry of the tape cassette interface. The best way to do this is by performing the examples which illustrate the use of the tape cassette interface (see the tape cassette section of the Principles of Operation).

ROUTINE TO GENERATE FLUX CHANGES ON THE CASSETTE TAPE INTERFACE

Cailing conventions:

- 1. The H-L pair contains the total number of flux changes desired.
- 2. Register C contains a value which determines the delay time between flux changes given by $32\cdot(\text{C})$ + 65 machine cycles.
- 3. Register A contains a value which determines the delay time from entry of the routine to the first flux changes given by $32 \cdot (A) + 23$ machine cycles.

There is a delay of 55 machine cycles from the last flux change to the next instruction of the calling routine which follows the "CALL FLUX" instruction.

For a flux change frequency of 1200 hz, or a zero bit, register C should contain 24 decimal. For a flux change frequency of 2400 hz, or a one bit, register C should contain 11 decimal.

Ail timing assumes one walt state per fetch.

5	200:000	303 003 200	FLUX	JMP	FLUX+3	TIMING PAD
_	003	075		DCR	Α	DECREMENT DELAY COUNT
	004	302 000 200		JNZ	FLUX	TEST FOR EXPIRATION
	007	074		INR	Α	COMPLIMENT BIT Ø OF
	010	250		XRA	В	REG B & LEAVE IN ACC
	011	323 004		OUT	TAPE	CHANGE THE FLUX
	013	107		MOV	B,A	UPDATE REG B
	014	053		DCX	Н	DECREMENT FLUX CHANGE
	015	175		MOV	A,L	COUNT & TEST FOR
	016	264		ORA	Н	COUNT EQUAL ZERO
	017	171		MOV	A,C	LOAD A WITH DELAY COUNT
	020	302 000 200		JNZ	FLUX	STATUS REG IS SET BY ORA
	023	311		RET		FLUX CHANGES DONE

COPE

WRITE TAPE CASSETTE SUBROUTINE

Routine to write a block of data on a cassette recorder using the cassette interface.

Cailing conventions:

- 1. The entry point to the routine is WTAPE as opposed to the first instruction which has the label TLOOP.
 - 2. The H-L register pair is the address pointer to the data block.
 - 3. The D-E register pair holds the word count of the data block.
- 4. Register C contains a value which determines the delay time from entry of the routine to the first flux change given by $32 \cdot (C) + 125$ machine cycles.

There is a delay of 158 machine cycles from the last flux change on the audio cassette interface and the instruction of the calling routine following the "CALL WTAPE" instruction.

Register Map:

- A: General purpose and delay counts.
- B: Tape command except for bit Ø, register B is preserved. All outputs to the cassette interface are Issued through this register.
- C: Delay constants.
- D-E: Data: word count.
- H-L: Fiux change count; address pointer.

including the return address of the calling program, eight levels of the stack are used by the routine. All delays are calculated on the assumption that there is one wait state encountered per memory fetch (both data and instruction memory).

200:024	303 027	200 TL	OOP JMP	TL00P+3	TIMING PAD
027	267		ORA	Α	TIMING PAD
030	341		POP	Н	CURRENT DATA POINTER
031	321		POP	D	CURRENT WORD COUNT
032	016 022		MVI	C,18	DELAY CONSTANT
034	172	WT	APE MOV	A,D	TEST FOR WORO
035	263		ORA	E	COUNT EQUAL TO
036	310		RZ		ZERO
037	033		DCX	D	DECREMENT WORD COUNT
040	325		PUSH	D	SAVE NEW WORD COUNT
041	136		MOV	E,M	GET CURRENT DATA
042	043		INX	Н	INCREMENT ADDRESS POINTER
043	345		PUSH	Н	SAVE NEW ADDRESS POINTER
044	171		MOV	A,C	LOAD DELAY CONSTANT
045	026 003		MVI	D,3	STOP BITS
047	041 010	000 ZB	IT LXI	н,8	# OF FLUX CHANGES
052	016 030		MVI	C,24	FOR A ZERO BIT
054	315 000	200 WR	TE CALL	FLUX	GENERATE A BIT
057	173		MOV	A,E	CHECK FOR ALL
060	262		ORA	D	BITS WRITTEN
061	312 024	200	JZ	TL00P	TEST FOR NEXT WORD
064	172		MOV	A,D	SHIFT
065	037		RAR		THE
066	127		MOV	D,A	CURRENT
067	173		MOV	A,E	DATA BIT
070	037		RAR		TO THE
071	137		MOV	E,A	CARRY BIT
072	076 000		MVI	A,Ø	TIMING PAD
074	177		MOV	A,A	TIMING PAD
075	076 024		MVI	A,2Ø	SET UP FOR
077	322 047	200	JNC	ZBIT	A ZERO BIT
102	041 020	000	LXI	н,16	SET UP FOR
105	016 013		MVI	C,11	A ONE BIT
107	177		MOV	A,A	TIMING PAD
110	076 006		MV 1	A,6	DELAY CONSTANT
112	303 054	200	JMP	WRITE	

TI AADI 2 TIMING DAD

COPE

READ TAPE CASSETTE WITH RUNNING SUM START BIT OFFECTION AND STORE/VERIFY/MOVE OPTIONS

Calling conventions:

- 2. The D-E register pair is loaded with the length of the data block to be read.
 - 3. Register C determines the mode the read routine will operate in.
- a. If bit 6 of register C is set, the routine will verify data on the tape cassette against the contents of the block of memory determined by the two register pairs H-L and D-E.
- b. If bit 7 is set, the routine will simply advance across the tape the number of bytes determined by D-E. This option allows the user to advance exactly one full record on the tape to facilitate computer controlled searches.
- c. The routine assumes that motion control and channel selection will be performed by the calling program.

The routine has logic which rejects wave forms which are not in the region of 1200 to 2400 hz. As such, the tape mechanism may be engaged after the routine has been called but it is not advisable to do so. The routine will wait for signals for approximately one minute and If none are detected during this interval, the routine terminates and writes FF in SERR (STATUS ERROR = 203:366). This location is not initialized by the on-board software. If the verify option is chosen and there is a byte in memory which does not agree with its counterpart on the cassette, DERR (DATA ERROR = 203:365) is filled with some non-zero value. Again this cell is not initialized by the on-board software. Including the return address of the calling program, ten levels of the stack are used by the routine. All timing assumes one wait state per fetch.

200:115	305			TREAD	PUSH	В	SAVE OPTIONS
	325				PUSH	D	SAVE WORD COUNT
	345				PUSH	Н	SAVE ADDRESS POINTER
	041	000	360		LXI	H,ØFØØØH	BAD WAVE FORM COUNT
	345	•••	,,,,	SYNC	PUSH	Н	SAVE
	257			5	XRA	Ä	INITIALIZE
			000				8 MOST
	041				LXI	H,PNTR	
130	021	367	203		LXI	D,TOTAL	RECENT
	022				STAX	0	TRANSITION TIME
	167			STORE	MOV	M.A	MEMORY LOCATION
-				•	INR	1	AND THE1R
	054					L	
136	302	134	200		JNZ	STORE	TOTAL

200:141 107

264 174

265 027

142 333 004

144 117

145 014

MOV

RAL

A,H

IF H POSITIVE A ZERO BIT

OTHERWISE A ONE BIT

MOV

IN

MOV

INR С

IN

SUM

B,A

C,A

TAPE

TAPE

COPE

200:266	170		MOV	A,B	SHIFT LATEST
267	037		RAR	,,,,,	BIT INTO
270	107		MOV	B,A	DATA REGISTER
271	055		DCR	L	ADJUST OFFSET
272	055		DCR	ī	OF TRANSITION TIME COUNT
273	177		MOV	A,A	PADDING
274	035		DCR	Ĕ,	DECREMENT BIT COUNT
275	302 222 200		JNZ	RENTR	DECKEMENT BIT COUNT
300	361		POP	PSW	DISCARD BAD WAVE FORM COUNT
301	341		POP	H	GET DATA POINTER
302	321		POP	D	GET WORD COUNT
303	361		POP	PSW	GET OPTIONS
304	365		PUSH	PSW	SAVE OPTIONS
305	312 326 200		JZ	VERFY	
	332 314 200		JC	INCR	TEST FOR VERIFY OPTION
313	160		MOV		TEST FOR NO LOAD OPTION
314	043	INCR		м,В	LOAD MEMORY WITH DATA
315	033	INCK	INX	H	ADVANCE DATA POINTER
316	172		DCX	D	DECREMENT WORD COUNT
317	263		MOV	A,D	TEST FOR
320			ORA	E	WORD COUNT
323	302 116 200 361		JNZ		EQUAL ZERO
			POP	PSW	DISCARD OPTIONS REGISTER
324 325	257		XRA	Α	A=Ø MEANS SUCCESSFUL READ
325	311		RET		
326	176	VEDEV			
	250	VERFY	MOV	A,M	COMPARE PRESENT
327 330			XRA	В	DATA WITH MEMORY
	312 314 200		JZ	INCR	CONDITIONALLY SET DERR
333	062 365 203		STA	DERR	WITH NON-ZERO VALUE
336	303 314 200		JMP	INCR	RETURN
341	341	1.0110	DOD		055 046 11115
342	043	LONG	POP	H	GET BAO WAVE FORM
342 343	174		INX	н	COUNT & INCREMENT
343 344			MOV	A,H	TEST
	265		ORA	L	COUNT FOR
345	302 123 200		JNZ	SYNC	OVERFLOW
350	075		DĆR	Α	OVER FLOW OCCURRED
351	062 366 203		STA	SERR	SET STATUS ERROR
354	341		POP	H	RESTORE
	321		POP	D	STACK
356	301		P0P	В	& RETURN
357	311		RET		TO CALLING PROGRAM

CASSETTE OPERATING EXECUTIVE (COPE)

Calling conventions:

1. Register A is the command register.

Bit Ø is the write/read command with a one signifying a write.

Bit 1 activates channel 1.

Bit 2 activates channel 2.

Bit 3 activates channel 3.

Bit 7 = 1 signifies that the activated channels shall be stopped upon completion of the present command.

Bit 7 = 0 signifies that the selected channels shall continue to facilitate challed sequences of tape commands.

2. Register C is the options register for read commands, specifically:

Bit 6 = 1 will prevent loading of the read data and will perform a compare operation with the tape data and the data pointed to by the H-L and D-E register pairs.

Bit 0 = 1 will prevent loading of the read data and simply move the tape forward the number of bytes specified by the D-E register pair. This option is useful for passing over exactly one record so as to be properly positioned to read the next record.

- 3. Register pair H-L is the data pointer which should be set to the starting address of the block of data that is to be read, written, or verified.
- 4. Register pair D-E is the word or byte count register and should be initialized to the length of the data block.

The routine makes extensive use of the stack and as a result, rather than rely on the user to provide the necessary stack space, the calling program's stack pointer is saved. The local RAM of the interface is used as a temporary stack during the duration of the routine. After completing its operations, COPE restores the calling program's stack pointer.

COPE

201:012	107	COPE	MOV	B,A	INITIALIZE COMMAND REG FOR TAPE SAVE AOORESS POINTER
013	042 336 203		SHLD	LŠAVE	SAVE AOORESS POINTER
016	041 000 000		LXI		
021	071		DAD	SP	STACK POINTER
022	061 336 203		LXI	SP,LSAVE	SAVE STACK POINTER ON
025	345		PUSH	Н	COPE STACK
026	323 004		OUT	TAPE	START CASSELLE
030	365		PUSH	PSW	SAVE COMMAND
031	041 000 000		LXI	H,Ø	DU A
034	053	WCOPE	DCX	Н	DELAY
035	174		MOV	A,H	OF APPROXIMATELY
036	265		ORA	L	ONE
037	302 034 201		JNZ	WCOPE	SECOND
042	361		POP		GET COMMAND
043	365		PUSH	PSW	AND SAVE AGAIN
044	037		RAR		TEST FOR A READ
045	322 104 201		JNC	READ	OPERATION
050	041 300 135		LXI	H,24000	GENERALE
053	016 013		MVI	C,11	5 SECONDS OF 2400 HZ WAVE REST BITS OELAY CONSTANT
055	171		MOV	A,C	OF 2400 HZ WAVE
056	315 000 200		CALL	FLUX	KESI BIIS
061	016 006		MVI	C,6	GET THE ADDR POINTER
063	052 336 203		LHLD	INAVE	WRITE RECORD
066	315 034 200		CALL		GET COMMAND
071	361	EXIT	POP	1 311	TEST TO TURN
072	267		ORA	A	
073			JP	RETRN	UFF CASSETTE
076	257		XRA	A	STOP CASSETTE
077	323 004		OUT	TAPE	GET OLD STACK POINTER
101	341	RETRN	POP	Н	RESTORE
102	371		SPHL		RETURN
103	311		RET		RETURN
	052 336 203	READ			GET AODRESS POINTER
	315 115 200		CALL	TREAD	
112	303 071 201		JMP	EXIT	

COPE

201.115 256

58

COMPUTE CHECK-SUM ROUTINE

Calling conventions:

- 1. The register pair H-L is loaded with the starting address of the data block on which the check-sum is to be computed.
- 2. The register pair D-E is loaded with the word count of the data block.
 - 3. The computed check is returned in the register pair H-L.

Including the return address of the calling program, the routine uses four levels of the stack.

201:115	345	CHECK	PUSH	н	SAVE ADDRESS POINTER
116	041 000 000		LXI	H,Ø	INITIALIZE CHECK SUM
121	104		MOV	В.Н	
122	343	GDATA	XTHL		SAVE & EXCHG/ADDR POINTER
123	116		MOV	C,M	GET DATA
124	043		INX	H	INCREMENT ADDRESS POINTER
125	343		XTHL		SAVE & GET PARTIAL CHECK SUM
126	011		DAD	В	ADD NEW DATA
127	033		DCX	D	DECREMENT WORD COUNT
130	172		MOV	A,D	TEST FOR
131	263		ORA	E	WORD COUNT
132	302 122 201		JNZ	GDATA	EQUAL ZERO
135	321		POP	D	RESTORE STACK
136	311		RET		
137	061 336 203	BOOTS	LXI	SP.LSAVE	READ
142	041 000 202		LXI	H.MSA+200:000	
145	021 000 001		LXI	D,256	FIRST
150	076 202		MVI	A,202Q	RECORD
152	016 000		MVI	C,Ø	AND
154	303 012 201		JMP	CÓPE	BRANCH THERE

COPE

THE SERIAL DATA INPUT ROUTINE WITH READER CONTROL AND ECHO OPTIONS

Calling conventions:

- 1. The on-board RAM location SCON (SERIAL SPEED CONSTANT) must be initialized to the proper value, preferably using the DETCT routine below. This is so that the cell time assumed by the routine and the cell time of the device connected to the interface are compatible.
 - 2. Register B is the options register.
- a. If bit \emptyset is a one, echoes to the printer are suppressed; otherwise, the data will be echoed as collected.
- b. If bit 7 is a one, the paper tape reader, if one is connected to the interface, will be turned on until a start bit is encountered and then turned off.
 - c. The routine returns with the collected data byte in register D.

Including the return address of the calling program, six levels of the stack are used by the routine.

Register Map:

- A: General purpose accumulator.
- B: The data collection options register described above.
- C: Not used.
- D-E: 16 bit storage shift register for data collection.
- H-L: Delay time counts.
- All timing assumes one wait state per fetch.

166 167	170 007 323 006 052 363 203 345 036 377 333 005 037 332 171 201	SWAIT SLOOK	MV1 IN RAR	A,B READR SCON H E,-1 SERAL	CONDITIONALLY TURN ON THE PAPER TAPE READER GET THE SPEED CONSTANT 6 SAVE ON THE STACK INITIALIZE ½ THE SHIFT REG GET INPUT DATA 6 TEST
174	332 171 201		JC	SLOOK	FOR A START BIT

202 203 205 206 211 213 214 216 217 220 221 223 224 227 230 233	315 240 201 341 333 005 037 332 166 201 026 377 257 323 006 345 051 053 333 005 137 315 240 201 341 332 216 201 076 001 323 005 311	GTBIT	CALL DELAY POP H IN SERAL RAR JC SWAIT MVI D,-1 XRA A OUT READR PUSH H DAD H DCX H IN SERAL MOV E,A CALL DELAY POP H JC GTBIT MVI A,1 OUT SERAL RET	WAIT HALF A BIT TIME & VERTEY THAT A START BIT IS PRESENT INITIALIZE OTHER ½ OF SHIFT REG STOP THE READER UPDATE STACK CALCULATE SPEED CONSTANT FOR A FULL BIT TIME GET INPUT UPDATE SHIFT REG DELAY 1 BIT TIME & SHIFT D-E GET SPEED CONSTANT WAS START BIT SHIFTED TO CARRY? YES. LEAVE WITH PRINTER IN SPACE MADE
--	---	-------	---	--

SERIAL DELAY ROUTINE USED IN CONJUNCTION WITH THE SERIAL INPUT AND OUTPUT ROUTINES

Calling conventions:

- 1. H-L is initialized with a value which determines the time before the routine returns to the calling program given by 53(H-L) + 58 machine cycles.
- 2. Bits \emptyset of registers B and E are initialized to values consistent with these bits being ored together and sent to the serial output device.
- All timing assumes one wait state per fetch.

201:240	173	DELAY	MOV	A,E	CONDITIONALLY
241	260		ORA	В	OUTPUT BIT Ø OF E
242	323 005		OUT	SERAL	TO THE SERIAL DEVICE
244	053		DCX	Н	DECREMENT
245	174		MOV	A,H	H-L PAIR
246	265		ORA	L	AND TEST
247	302 240 201		JNZ	DELAY	FOR ZERO
252	172		MOV	A,D	ROTATE D-E
253	037		RAR		ONE
254	173		MOV	A,E	BIT
255	037		RAR		POSITION
256	137		MOV	E,A	TO THE
257	172		MOV	A,D	RIGHT
260	037		RAR	•	WITH END AROUND
261	127		MOV	D,A	BIT PRESERVED
262	311		RET	•	

COPE

SERIAL OUTPUT ROUTINE

Calling conventions:

- 1. Register A is initialized to an 8-bit value to be serially sent to the serial output device.
- 2. The on-board RAM location SCON (SERIAL SPEED CONSTANT) must be initialized to the proper value preferably using the DETCT routine below. This is so that the cell time assumed by the routine and the cell time for the device connected to the interface are compatible.

The routine starts by sending a zero for one cell time to the serial device connected to the interface. It next sends bit Ø of register A, followed by bits 1 through 7. It then sends a one for two cell times as rest bits and returns to the calling program. All timing assumes one wait state per fetch. Including the return address of the calling program, four levels of the stack are used by the routine.

Register Map:

- A: Serial output data.
- B: The routine loads B with twice A to force output when the delay routine is called.
 - C: Used as a bit counter and initialized to 11 decimal.
- $\ensuremath{\text{D-E}}\colon$ 16-bit storage shift register for output to the serial output device.
 - H-L: Delay time counts.

201:263	207	SROUT	ADD	Α	ADD A START BIT
264	107		MOV	B,A	MAKE BIT Ø OF B = Ø
265	137		MOV	E,A	SHIFTED DATA TO E
266	076 013		MVI	A,11	THIS IS BIT COUNT & REST BITS
270	117		MOV	C,A	COUNT TO REG C
271	027		RAL		LOAD D WITH REST BITS
272	127		MOV	D,A	& HIGH ORDER DATA BIT
	052 363 203	OLOOP	LHLD	SCON	GET SPEED CONSTANT
276	052 363 203		LHLD	SCON	PADDING
301	051		DAD	Н	ADJUST FOR OUTPUT
302	053		DCX	Н	LOOP
303	315 240 201		CALL	DELAY	OUTPUT DATA BIT & SHIFT
306	015		DCR	C	DECREMENT BIT COUNT
307	302 273 201		JNZ	OLOOP	
312	311		RET		
276 301 302 303 306 307	052 363 203 051 053 315 240 201 015 302 273 201		DAD DCX CALL DCR JNZ	H H DELAY C	ADJUST FOR OUTPUT LOOP OUTPUT DATA BIT & SHIFT

SERIAL DEVICE SPEED DETECTION ROUTINE

This routine should be used when the host system is first turned on. The serial input device that will be communicating with the interface should be connected to the interface but should not be turned on until just before the routine is started. The starting address of the routine 201:313 (81CB hex) should be set on the switches followed by an examine. The serial device should then be turned on and the routine started directly afterward. Depending upon certain initial conditions in the host system, the interface itself, and the serial device, the printing mechanism of the serial output device may momentarily not be initialized correctly. However, the first task of the DETCT routine after it initializes the stack pointer is to make sure that the output to the serial printer is correct in accordance with the input from the serial keyboard device.

After these steps are accomplished, the user should then strike the return or carriage return key on the keyboard. The DETCT routine is expecting to see this ASCII character and when it does, it is possible for the routine to measure the baud rate of the device and initialize the onboard RAM location SCON (SERIAL SPEED CONSTANT). After accomplishing this task, the routine comes to a dynamic halt (JMP*) and the user can then halt the host system and start the COPE BOOTSTRAP routine.

All timing assumes one wait state per fetch.

8	201:313	061 3	340 203		LXI	6,MSA+203:340	INITIALIZE STACK POINTER
	316	026 0	006	DETCT	MVI	D,6	TRANSITION COUNTER
	320	112			MOV	C,D	BIT Ø OF C IS
	321	014		TT00P	INR	c´	IMPORTANT BIT HERE
	322	041 0	000 100		LXI	H,1	OFFSET FOR H-L
	325	333 0	05	GETIN	IN	SERAL	GET INPUT
	327	323 0	005		OUT.	SERAL	ECHO
	331	251			XRA	С	COMPARE WITH BIT Ø OF C
	332	037			RAR		
	333	043			INX	H	
	334		325 201		JNC	GETIN	WAIT IF NO TRANSITION
	337	345			PUSH	Н	SAVE DELAY TIME
	340	025			DCR	D	
	341		21 201		JNZ	TT00P	
	344	341			POP	Н	GET 3 ZERO BITS TIME
	345	341			POP	Н	GET 2 ONE BITS TIME
	346	301			POP	В	GET 1 ZERO BIT TIME
	347	011			DAD	В	ADD TOGETHER
	350	301			POP	В	GET 1 ONE BIT TIME
	35 1	011			DAD	В	ADD TO PREVIOUS SUBTOTAL
	352	301			POP	В	DISCARD START BIT
	353	301			POP	В	& INFINITE STRING
	354	026 0	03		MV I	D,3	OF REST BITS

SERIAL DEVICE SPEED DETECTION ROUTINE

This routine should be used when the host system is first turned on. The serial input device that will be communicating with the interface should be connected to the interface but should not be turned on until just before the routine Is started. The starting address of the routine 201:313 (81CB hex) should be set on the switches followed by an examine. The serial device should then be turned on and the routine started directly afterward. Depending upon certain initial conditions in the host system, the Interface itself, and the serial device, the printing mechanism of the serial output device may momentarily not be initialized correctly. However, the first task of the DETCT routine after It initializes the stack pointer is to make sure that the output to the serial printer is correct in accordance with the input from the serial keyboard device.

After these steps are accomplished, the user should then strike the return or carriage return key on the keyboard. The DETCT routine is expecting to see this ASCII character and when it does, it is possible for the routine to measure the baud rate of the device and initialize the onboard RAM location SCON (SERIAL SPEED CONSTANT). After accomplishing this task, the routine comes to a dynamic (JMP*) halt and the user can then halt the host system and start the COPE BOOTSTRAP routine.

All timing assumes one wait state per fetch.

201:313	061 340 203		LXI	6, MSA+203:	340INITIALIZE STACK POINTER
316	026 006	DETCT	MVI	Ď,6	TRANSITION COUNTER
320	112		MOV	C,D	BIT Ø OF C IS
32 1	014	T TOOP	INR	c ´	IMPORTANT BIT HERE
322	041 001 000		LXI	Н,1	OFFSET FOR H-L
325	333 005	GETIN	l N	SERAL	GET INPUT
327	323 005		OUT	SERAL	ECHO
331	251		XRA.	С	COMPARE WITH BIT Ø OF C
332	037		RAR		with Bit p of C
333	043		INX	Н	
334	322 325 201		JNC	GETIN	WAIT IF NO TRANSITION
337	345		PUSH	Н	SAVE DELAY TIME
340	025		DCR	D	
341	302 321 201		JNZ	TT00P	
344	341		POP	Н	GET 3 ZERO BITS TIME
345	341		POP	Н	GET 2 ONE BITS TIME
346	301		POP	В	GET 1 ZERO BIT TIME
347	011		DAD	В	ADD TOGETHER
350	301		POP	В	GET 1 ONE BIT TIME
351	011		DAD	В	ADD TO PREVIOUS SUBTOTAL
352	301		POP	В	DISCARD START BIT
353	301		POP	В	& INFINITE STRING
354	026 003		MVI	D,3	OF REST BITS

COPE

201:356 357 360 361 362 363 364 365 366 371 372	257 174 037 147 175 037 157 025 302 356 201 053 042 363 203	SLOOP	XRA MOV RAR MOV MOV RAR MOV DCR JNZ DCX SHLD	A A,H H,A A,L L,A D SLOOP H SCON	OIVIDE THE TOTAL BY EIGHT TO CALCULATE HALF THE DATA BIT TIME ADJUST FOR OTHER ROUTINES & SAVE
372 375 000	042 363 203 303 375 201	STOP	SHLD JHP END	SCON STOP	ROUTINES & SAVE OYNAMIC HALT

7

COPE

Hex Listing

ROUTINE TO GENERATE FLUX CHANGES ON THE CASSETTE TAPE INTERFACE

(see octal listing for comments)

8000	C3	03	80	FLUX	JMP	FLUX+3
8003	3D				OCR	Α
8004	C2	00	80		JNZ	FLUX
8007	3C				INR	Α
8008	A8				XRA	В
8009	D3	04			OUT	TAPE
800B	47				MOV	B,A
800C	2B				OCX	Н
8000	70				MOV	A,L
800E	В4				ORA	H
800F	79				MOV	A,C
8010	C2	00	80		JNZ	FLUX
8013	С9				RET	

WRITE TAPE CASSETTE SUBROUTINE

8014		17	80	TLOOP	JMP	TLOOP+3
8017	В7				ORA	Α
8018	E1				POP	H
8019	D1				POP	D
801A	OΕ	12			MVI	с,18
801C	7A			WTAPE	MOV	A,D
801D	В3				ORA	Ε
801E	C8				RZ	
801F	1B				DCX	D
8020	D 5				PUSH	D
8021	5E				MOV	E,M
8022	23				INX	Н
8023	E5				PUSH	Н
8024	79				MOV	A,C
8025	16	03			MVI	D,3
8027	21		00	ZBIT	LXI	н,8
802A	0E	18			MVI	C,24
802 C	CD	00	80	WRITE	CALL	FLUX
802 F	7B				MOV	A,E
8030	B2				ORA	D
8031	CA	14	80		JΖ	TL00P
8034	7A				MOV	A,D
8035	1F				RAR	
8036	57		•		MOV	D,A
8037	7B				MOV	A,E
8038	1F				RAR	·
8039	5F				MOV	E,A

803A	3E	00		MVI	A,Ø
803C	7F			MOV	A,A
803D	3E	14		MVI	A,20
803F	D2	27	80	JNC	ZBIT
8042	21	10	00	LXI	Н,16
8045	0E	OB		MVI	C,11
8047	7F			VOM	A,A
8048	3E	06		MVI	A,6
804A	C3	2 C	80	JMP	WRITE

READ TAPE CASSETTE WITH RUNNING SUM START BIT DETECTION AND STORE/VERIFY/MOVE OPTIONS

804p	C5			TREA0	PUSH	В
804E	D5				PUSH	D
804F	E5				PUSH	Н
8050		00	F0		LXI	H,OFOOOH
8053	E5			SYNC	PUSH	H
8054	AF				XRA	Α
8055	21	F8	83		LXI	H,PNTR
8058	11	F7	83		LXI	D,TOTAL
805B	12		-		STAX	D
805C	77			STORE	MOV	M,A
805D	2 C				INR	L
805E	Ç2	5C	80		JNZ	STORE
8061	47				MOV	B,A
8062	DB ·	04			I N	TAPE
8064	4F				MOV	C.A
8065	OC.			SUM	INR	c É
8066	DB ·	04			IN	TAPE
8068	A9				XRA	C
8069	1F				RAR	
806A	04				INR	В
806B	CA	E 1	80		JZ	LONG
806E	D2	66	80		JNC	SUM+1
8071	2 C				INR	L
8072	3E	F8			MVI	A, MASK
8074	B5				ORA	L
8075	6F				MOV	L,A
8076	3E	10			MVI	A, HIGH
8078	в8				CMP	В
8079	DA	E1	80		JC	LONG
807C	1A				LDAX	D
807D	96				SUB	М
807E	80		,		ADD	В
807 F	12				STAX	D
8080	0E	74			SBI	CONST
8082	D2	8E	80		JNC	BITS

8085	70				MOV	м,В
8086	06	03			MVI	B,3
8088	C3			PAD1	JMP	PAD1+3
808B	C3		80		JMP	SUM
808E	1E	-		BITS	MVI	E,8
8090	2E				MVI	L,11
8092	16			RENTR	MVI	D, 15
8094	26				MVI	H,12
8096	OC	•••		COUNT	INR	C C
8097	DB	04		00011	IN	TAPE
8099	A9	07			XRA	C
809A	1F				RAR	C
809B	20				DCR	L
809C	D2		80		JNC	COUNT+1
809F	2E	97 0D	00			
		OD			MVI	L,13
80A1	7A		00		MOV	A,D
80A2	FA		80		JM	TWO
80A5	D6	01	0-		SUI	1
80A7	C3	AF	80		JMP	NEXT
AA08	D6	02	•	TWO	SUI	2
SOAC	C3	ΑF	80		JMP	NEXT
80AF	57			NEXT	MOV	D,A
80B0	25		_		DCR	Н
80B1	D2	96	80		JNC	COUNT
80B4	7C				MOV	A,H
80B5	17				RAL	
80B6	78				MOV	A,B
80B7	1F				RAR	
80B8	47				MOV	B,A
80B9	2D				DCR	L
80BA	2D				OCR	L
80BB	7F				MOV	A,A
80BC	1 D				DCR	E
80B0	C2	92	80		JNZ	RENTR
80C0	F1	_			POP	PSW
80C1	E1				POP	H
80 C2	D1				POP	 D
80C3	F1				POP	PSW
80C4	F5				PUSH	PSW
80C5	CA	D6	80		JZ	VERFY
8008	DA	CC	80		JC	INCR
80CB	70		-		MOV	M,B
80CC	23			INCR	INX	H
80CD	1B			INCK	DCX	D
80CE	7A				MOV	_
80CF	B3				ORA	A,D E
80D0	C2	4E	80		JNZ	
80D3	F1	72	-		POP	TREA0+1
80D4	AF					PSW
80D5					XRA	Α
0005	С9				RET	

62

80D6 80D7 8008 800B 80DE	7E A8 CA CC 32 F5 C3 CC	83	VERFY	MOV XRA JZ STA JMP	A,M B INCR OERR INCR
80E1 80E2 80E3 80E4 80E5 80E8 80E9 80EC 80E0 80EE 80EF	E1 23 7C B5 C2 53 3D 32 F6 E1 D1 C1 C9	80 83	LONG	POP INX MOV ORA JNZ DCR STA POP POP POP RET	H H, A, H L SYNC A SERR H O B

CASSETTE OPERATING EXECUTIVE (COPE)

810A	47	COPE	MOV	B,A
810B	22 DE 83		SHLD	LSAVE
820E	21 00 00		LXI	Н,О
8111	39		DAD	SP
8112	31 DE 83		LXI	SP,LSAVE
8115	E5		PUSH	Н
8116	D3 04		OUT	TAPE
8118	F5		PUSH	PSW
8119	21 00 00		LXI	н,о
811C	2B	WCOPE	DCX	Н
811D	7C		MOV	A,H
811E	B5		ORA	L
811F	C2 1C 81		JNZ	WCOPE
8122	F1		POP	PSW
8123	F5		PUSH	PSW
8124	1F		RAR	
8125	D2 44 81		JNC	READ
8128			LXI	н,24000
812B	OE OB		MVI	C,11
812D	79		MOV	A,C
812E	CD 00 80		CALL	FLUX
8131	0E 06		MVI	C,6
8133	2A DE 83		LHLD	LŜAVE
8136	CD 1C 80		CALL	WTAPE
8139	F1	EXIT	POP	PSW
813A	B7		ORA	Α
813B			JP	RETRN
813E	AF		XRA	Α
813F	03 04		OUT	TAPE
8141	E1	RETRN	POP	Н
8142	F9		SPHL	
8143	C9		RET	
-				

8144 8147 814A	CO	40	80	RE AO	LHLD CALL JMP	LSAVE TREAO EXIT

COMPUTE CHECK-SUM ROUTINE

814D 814E	E5 21	00	00	CHECK	PUSH LXI	Н Н,О
8151 8152	44 F3			GDATA	MOV XTHL	В,Н
8153	4E				MOV	С,М Н
8154 8155	23 E3				INX XTHL	п
8156	09				DAD	В
8157	1B				DCX	D
8158	7A				MOV	A,D
8159	В3				ORA	E
815A	Ç2	52	81		JNZ	GDATA
815D	D1				POP	D
815E	С9				RET	
0155	31	ΩE	83	BOOTS	LXI	SP.LSAVE
815F 8162	21		82	00013	LXI	H, 8200H
8165			01		LXI	D,256
8168		82	01		MVI	A,82
816A					MVI	C,0
816C		OA	81		JMP	COPE
5.00	.,	٧٨	٠.			

THE SERIAL OATA INPUT ROUTINE WITH READER CONTROL AND ECHO OPTIONS

816F	78	INPUT	MOV	A,B
8170	07		RLC	
8171	D3 06		OUT	READR
8173	2A F3 83		LHLD	SCON
8176	E5	SWAIT	PUSH	Н
8177	1E FF		MVI	E,-1
8179	DB 05	SL00K	IN	SERAL
817B	1F		RAR	
817c	DA 79 81		JC	SL00K
817F	CD AO 81		CALL	DELAY
8182	E1		POP	Н
8183	DB 05		IN	SERAL
8185	1F		RAR	
8186	DA 76 81		JC	SWAIT
8189	16 FF		MVI	0,-1
818B	AF		XRA	A
818c	D3 06		OUT RE	ADR

818E	E5	GTBIT	PUSH	н
818F	29		DAD	Н
8190	2B		DCX	Н
8191	DB 05		l N	SERAL
8193	5F		MDV	E,A
8194	CD AD 8	1	CALL	DELAY
8197	E1		PDP	H
8198	DA 8E 8	1	JC	GTBIT
819B	3E 01		MV I	A,1
819D	D3 05		OUT	SÉRAL
819F	C9		RET	

SERIAL DELAY ROUTINE USED IN CONJUNCTION WITH THE SERIAL INPUT AND OUTPUT ROUTINES

81AD	7B		DELAY	MDV	A,E
81A1	80			ORA	В
81A2	D3 D5			DUT	SERAL
81A4	28			DCX	H
81A5	7C			MOV	A,H
81A6	85			ORA	Ľ
81A7	C2 A0	81		JNZ	DELAY
81AA	7A			MDV	A,D
81AB	İF			RAR	
81AC	7B			MOV	A,E
81AD	1F			RAR	•
81AE	5F			MOV	E,A
81AF	7A			MOV	A,D
81BD	1 F			RAR	•
8181	57			MDV	D,A
8182	C9			RET	•

SERIAL DUTPUT ROUTINE

81B3	87	SROUT	ADD	Α
81B4	47		MOV	B,A
8185	5F		MDV	E,A
81B6	3E 0B		MVI	A,11
8188	4F		MDV	C,A
8189	17		RAL	
81BA	57		MOV	D,A
81BB	2A F3 83	3 OLOOP	LHLD	SCON
81BE	2A F3 83	3	LHLD	SCDN
81C1	29		DAD	H
81C2	2B		DCX	H
81C3	CD AO 81	1 .	CALL	DELAY
8166	DD		DCR	C
81C7	C2 BB 81	1	JNZ	OLOOP
81ca	C9		RET	

SERIAL DEVICE SPEED DETECTION ROUTINE


81CB	31	ΕO	83		LXI	6,83ЕОН
81CE	16	06	-	DETCT	MVI	D,6
B1D0	4A				MOV	C,D
81D1	00			TLDDP	INR	C
81 D2	21	D1	DD		LXI	H,1
81 D 5	DB	D5		GETIN	IN	SÉRAL
B1D7	D3	05			OUT	SERAL
81 D 9	A9	-			XRA	C
81 DA	1F				RAR	
81 DB	23				INX	Н
81 D C	D2	D5	81		JNC	GETIN
81 D F	E5				PUSH	Н
81E0	15				DCR	D
81E1	C2	D1	81		JNZ	TLDOP
81E4	E1				POP	H
81E5	E1				POP	Н
81E6	C1				PDP	В
81E7	09				DAD	В
81E8	C 1				POP	В
81E9	09				DAD	В
81EA	C1				PDP	В
81EB	C1				POP	В
B1EC	16	D3			IVM	D,3
81EE	ΑF			SL00P	XRA	Α
81EF	7C				MDV	A,H
81F0	1F				RAR	
81F1	67					·H,A
81F2	7D				MDV	A,L
81F3	1F				RAR	
B1F4	6F				MOV	L,A
81F5	15				DCR	D
81F6		EE	81		JNZ	SLODP
81F9	2B		•		DCX	H
81FA		F3			SHLD	SCDN
BIFD	C3	FD	81	STDP	JMP	STOP


2


WARRANTY

Parts are warranted to be free from defects in material and work-manship. Defective parts returned postpaid will be exchanged free of charge. Thinker Toy products purchased in kit form are warranted for six months from date of invoice. Thinker Toy products purchased as assembled units are warranted for one year from invoice date. Malfunctioning units whether purchased in kit form or pre-assembled will be repaired, tested, and returned with a minimal charge for postage/handling if in the opinion of Morrow's Micro-Stuff or Thinker Toys care has been exercised in their assembly and/or use. Warranty is void if on inspection by Morrow's or Thinker Toys it is found that the product has been subject to improper assembly or abuse. Charges will be assessed accordingly for repair parts and labor. Repair fees will not exceed \$25.00 unless prior approval has been obtained from purchaser.

The foregoing warranty is in lieu of all other warranties expressed or implied and in any event is limited to product repair or replacement.







ROBERT F. HASSARD 3466 Tice Creek Drive, #4 Walnut Creek, Calif. 94595 #5347

October 8, 1979

The Speakeasy Inv. 5898

Thinker Toys 5221 Central Ave., #9 Richmond, CA

In accordance with your telephoned instructions, I enclose (1) Rev. 3 of my Z-80 Version of Cope, and (2) a Tape Cassette with recordings made with this version.

Side 1 of the Cassette is a recording from 2K of ROM. When I read this back into RAM, the result was accurate, except that F8 was inserted at the beginning, everything displaced by one byte, and the last byte was lost.

Side 2 of the Cassette is a recording from the above described RAM. When I read this back into another section of RAM, another F8 was inserted at the beginning (making two F8s), everything displaced once more, and another byte lost at the end.

As explained in my Sept. 25 letter, the enclosed program takes care of two things. (1) It addresses Speakeasy on the upper eight address lines in the only way that my computer can (as now configured), and (2) it uses constants that adjust for the lack of WAIT states on each fetch.

I have checked BP3 (XRDY) on the oscilloscope in comparison with the CPU Clock (\$\phi\$). There are clear and distinct signals on Buss 3, but it is a chopped signal and clearly timed wrong for the purpose of ccreating a WAIT. I am certain that the reason for this is that the circuit on my CPU Board which makes the artificial PSYNC does not (and Can Not) make the signal fast enough to satisfy Speakeasy.

Because of the lack of a WAIT state on each fetch, I am not satisfied that there are not timing problems with the emclosed Z-80 version of COPE. For example, I doubt that the Serial Device Speed Detection will work. I have only tested this program as respects weiting and reading tape.

I hope that you can (1) review the Tape handling portions of the program as respect to needs for more PADS, and (2) the balance in all respects.

The only changes that I have made in this revision are recapped on the next page.

Re Cap of changes made to Cope to produce this Z-80 Version

- 1. INPUT and OUTPUT Macros are used that cause the CPU to address Speakeasy on the upper eight address lines.
- 2. The location of two sub-routines, (1) Compute Checksum, and (2) Boots, are moved ahead of the Executive Routine in order to make room for the IN and OUT macros in the Serial sub-routines.
- 3. Certain Constants are changed so as to compensate for the lack of WAIT states on each fetch.

ORIGINAL	C	-	:	R	EV	ISED C	OPE	E
Address	:	Hex Value	-	Hex Value	:	Addres	s: :	Comment
801B 802B	: : :	12 18	:	13 1B	:	801C 802C	:	Delay Constant # Flux changes for a Zero bit
803E	:	14	:	16	:	803E	:	Set up for a Zero bit
8046	:	OB	:	OC	:	8045	:	Set up flux change for a one bit
8049	:	06	:	07	:	8048	:	Delay Constant
8120	:	OB	:	φС	:	812F	:	2400 Hz wave rest bits
8132	:	06	:	07	:	8135	:	Delay Constant

As stated before, my primary concern is that there may be need for other timing corrections by insering pads. Although there is little room left to do this. There are five NoOps at 80E7 to 80EB, one NoOp at 8154, and two more at the end. The number of machine cycles per line has been entered at the right margin of each page. These assume NO WAIT states.

Sincerely,

Robert 7. Hassard

I H	1 100	ţ	2	-80	VERS	YON C	OPE	REV 3	9/22/19	
		STRUCTI	ON		SOURCE CODE					
ADDPESS	BYTE 1	BYTE 2	BYTE 3	BYTE 4	LABEL	OP CODE	OPERAND	COMMENTS	#5347	
				R	emarks	are	Same	as in		
				S	PEAKER	SY 1	ISER'S	MANUAL		
8000	18	00			FLUX	JR	FLUX+2		12	
2						DEC	A	>28	4	
3	2.0	FB				JR NZ	A FLUX	J	12/7	
5	30					INC	A	·	4	
6	AR					INC	B		4 4	
7	A8					EXX			4	
8	01	04	04			LdBC	0404		10	
B	Ed	79		ļ		OUT (c)	0404 A	7	10 12	
d	Ed d9					EXX				
F	47					LdB	A	72	4 + 6	
F	2B					DEC	HL	1-5	6	
10	74	 		1		EXX LdB DEC Ld A OR A Ld A	L		4	
	B4					ORA	14	286+67	4	
2	79	†				LdA	Ċ	1=12 OCH	4 4	
3	20	EB				JRN2	FLUX	0=27 1BH	1217	
5	<u> 29</u>					RET	,		10	
		1								
		-		T.	WRITE	TAP	E CASS	ETTE		
8016	12	00			TLOOP	JR	TLOOP + 2		12	
8	27	1					A		4	
9	37 E1 d1					POP	HL		10	
A	di					POP	DE	·	10	
B	OE	13				LdC	19 Dec.		7	
ď	7A				WTAPE	LdA	D		4	
E	B3					OR	E		4	
F	C 8					RETZ			11/5	
20	18			1		DEC	DE		6	
1	d5	<u> </u>	1			PUSH	DE		11	
2	SE					LdE	(HL)		7	
2 3	5E 23			-	1	INC	HL		6	
4	E5					PUSH	HL		11	
5	79					Ld A			4	
6	16	03				Ld D	03		7	
P	21	08	00		ZBIT	LAHL	0008		10	
B 8	OE					TG HT	27 Dec.		7	
d	Cq	00	80		WRITE	CALL	FLUX	-	17	
30		1	-			Ld A.	E		4-	
1	82	1				OR	TD ·		4	
2	28	E2				OR JRZ	TLOOP		12/7	
4		1	†		1	RRA Ld D,	D		12/7 4 4 4	
5	IF					RRA			4	
6	57					Ld D.	A		4	
7	7 <i>B</i>					LA A	E		4	
8	IF		 	1	1	RRA,			<u> </u>	
9	5F	1	1	1	1	LdE	A		4	
	, ·	1	1	1						
				-						

	PF	ige	2	2-	-80 VE	RSION	COPE	REV	3	9/22/79
		STRUCTI		0.==		SOURCE COL			4 24 - 21-2	
ADDRESS	BYTE 1	BYTE 2	BYTE 3	BYTE 4	LABEL	OF CODE	OPERAND	201	MMENTS	
803A	35	00			WRITE	TAPE LL A	(CONT.)			
C	γ_F					Ld A	A			4
ď		16				LdA	22 Dec.			7
F	30	E7					2 BIT			12/7
41	21	10	00			Ld HL	16 Dec.			io
4		OC				Ld C	12 Dec.			7.
6		-				Ld A	<u>A</u>			<u> </u>
7	3E	07				Ld A	7			. 7
9	18	E2				JR	WRITE	:		12
								;		
			RI	EAD	TAPE	CASSE	TTE wit	h runnin	9 50	m, etc.
804B	C5				TREAD	PUSH	BC			11
C		-		5-7		PUSH	Contract of the Contract of th	X 2 4		iil
d	E5					PUSH				11
E	21	00	FO				F000			10
51	E5		<u> </u>		SYNC	PUSH	I			
2	AF					XOR	A			4
3	21	F8	83			rd Hr				10
6	11	F7	83			rg DE	TOTAL			10
A	12	<u> </u>			STORE					
В	20				STURE	INC	<i>L</i>			4
C	20	FC				JR NZ	STORE	,	· · · · · · · · · · · · · · · · · · ·	12/7
田田田田田田田田田田田田田田田田田田田田田田田田田田田田田田田田田田田田田田田	47	-				Ld B				4
		04				Ld A	04	To Upper	8 A	dr Lines 7
61	dB	04				INA				
3					0.110.4	Ld C.	A			4
	00	011		•	SUM	INC	C	T (1000)	9 0 1	4
5	3E	04	Transition R			Ld A	04	16 Upper	8 Hd	dr Lines 7
9	DO	04				INA	(04) C			4
A		TEST				RRA				<u> </u>
В	04					INC	B			4
C	CA	48	80			JMP 2	LONG			.10
F	30	F4				JR NC	SUM+1			12/7
71	20					INC	4			+
2	3E	F8				Ld A	MASK			
4	B5			-		OR	1			4
5	6F	10				Ld L	HIGH			4
508	3E	1C			 	CP	B			4
9	dA	48	80			JMPC	LONG			10 7
C	IA					Ld 17.	(DE)			
d						SUB	(HL)			7
E	80					ADDA	В			4
F	12					Ld (DE), A			
					11			,	_	

.

		Pag	e 3		2-80	UER	SION CO	PE	Rev 3	9/22/79
								1		
ADDRESS	BYTE 1	BYTE 2	BYTE 3	BYTE 4	LABEL	OP CODE	OPERAND	<u> </u>	COMMENTS	
					REAL	TAL	E (COI	h +.)	×	
8080	DE	74		į			CONST			4
	30	07					BITS			12/7
4	70					La CHE	B			7
5	06	03				Ld B	03			7
7	18	00			PADI	JR	PAD1+2			12
9	18	d9				JR	SUM			12
\mathbb{B}	IE	08			BITS	LdE	08			7
d	2E	OB				Ld L	11 dec			7
F	16	OF			RENTR	Ld D	11 dec 15 dec			7
91	26	OC		:		Ld H	12 dec	ļ		7
3	OC				COUNT	INC	C			4
4		04				Ld A	04	<u> </u>	(1)	
6		04				INA	(04)			11
. 8	A9					XOR		<u> </u>		4
9	IF		ļ			RRA				4
A	20					DEC	<u></u>	 		4
B		F7				JRNC				12/7
	2E	Od				Ld L	13 dec.	-		
F	7A		-			Ld A,	_D	ļ		4
HO	FA	A7	80			JMPM		<u> </u>		. 10
3		01				SUB	01			4
5	18	04				JR	NEXT			12
7	16	02			TWO	SUB	02			4
9	18	00	·		1000	JR	NEXT			12
В	57		 		NEXT	Ld D,	A			
<u> </u>	25	 	ļ			DEC	H			4
<u> </u>	30	E4	-	ļ		JR NC	COUNT			12/7
<u>F</u>	75					Ld A RLA	H			4
BO	17					KLH	В	-		7-4
	78					Ld A.				4
1	IF	-				RRA	0			4
3	47					LdB	A			
3 4 5	2d 2d		-	1	1	DEC	<u></u>			7
3	70					110	2			T1
6	7F Id	1			<u> </u>	Ld A, DEC	AE	 		4
0		O.E.	20	-		TMOUT	RENTR			10
8 C d E F	<u>C2</u>	8F	80	1 0 0 3	1	DO D	AF		2	10
- 5	FI	-			#	POP	HL			10
7	EI	1		 	#	POP	DE	1		10
0	FI	+	 	 	1	POP	AF	1		10
	F5		1	-		PUSH	AF	 		
CO	20	od	1	 	1	JR Z	VERFY	1		12/7
2	28 38	01		1		TRC	INCR	†		12/7
4	70	-	†			rg (Hr), B			70
5	23		1		INCR	INC	HL		· · · · · · · · · · · · · · · · · · ·	
6	1			1	1.401	DEC	DE			4
	10				#	N-C	-			
		†	1	†						
t	<u> </u>	1.	1	1	17	- 		!		

		Page	2 4	f 2	+80 VER	SION	COPE	Rev 3	9/22/79	
	INSTRUCTION				SOURCE CODE					
ADDRESS	BYTE 1	BYTE 2	BYTE 3	BYTE 4	LABEL	OP CODE	OPERAND	COMMENTS		
					READ	TAK	PE (COV	<i>†</i> .)		
8007	7A					Ld A,	D		4	
8	B 3					OR 1	E		4_	
9	C2	40	80			JMPNZ	TREAD+1		10	
9	FI					POP	AF		10	
d	AF					XOR	A		4	
E	C9					RET		•	10.	
F	7E				VERFY		(HL)		7	
do	A8					XOR	B		4	
1	28	FZ					INCR		1217	
3	32	F5	83			Ld (83A	rs), A	DERR	13	
6	18	Ed				JR	INCR		12	
8	EI	1-0			LONG	POP	HL		10	
9	23					INC			4	
Ŕ	7c			 		hd 17,	H		4	
B						OR			4	
- C	B5	51	80			JMP NZ	SYNC		10	
F	C2 3d	21	80	 		DEC			4	
	30	<i>E</i> /	02			rq (831		SERR	13	
EO		F6	83	 		POP		3511	10	
3	<u> </u>						HL DE		10	
4 5	di					POP	BC		10	
						POP	PC .			
6	-					RET			10	
7	00	00	00							
A	00	00								
				C = 24	0	11566	CIM	BONTHE		
				KOM	PUTE C	HECK	- 501-1	ROUTINE		
80EC					CHECK					
d	21	00	00				0000		10	
Fo	44					Ld B,	H		4	
	E3				GDATA	EX (SF			19	
2	4E					Ld C,	(HL)			
3	23					INC	HL		6	
3 3 4 5	23 E3					EX (SP	1,146		19 15	
5	09					ADD H	BC			
6	13					DEC	DE		6	
7	7 <i>R</i>					Ld A	D		4	
8	B3					ORA	6		4	
9	B3 20	F6				JR NZ	G DATA DE		12/7	
В	di					POP	DE		10	
Ġ	C9					RET			Ą.	
	<u> </u>								7	
80Fd 8100 3	31	dE	83		BOOTS	Ld SP	834E	LSAUE	10	
8100	21	00	82			Ld HL	256 dec		10	
. 3	177	00	01			Ld DE	256 dec		7	
6	3E	82	-			Ld A	82 H		7	
8		00				Ld C	00		7	
		1				JMP	COPE	continue	810A	
			55	1						

PAGE 5					Z-80 V	ERS10	N COPE	KEV 3 9/22/79		
	_	STRUCTI		i	1	SOURCE COL				
DDRESS	BYTE 1	BYTE 2	BYTE 3	BYTE 4	LABEL	OP CODE	OPERAND	COMMENTS		
							222-116			
		·		CA	SSEILE	OPE	KHIING	EXECUTIVE		
	11-				6006					
BIOA	47	1.	03		COPE	Ld B	R	<u>'</u>		
В	22		83				E) HL			
E	21	00	00			LA HL	0000	10		
11	39	dE	83			LdSP	0305	10		
2 5	E 5		03			PUSH		11		
6	d9	 				EXX	116	4		
9	01	NIL	04			1dBC	0404	10		
A	<u> </u>	79	UT			OUT(c)	0 10 1	12		
C	Ed d9	17				EXX		Ŷ		
긁	FF					PUSH	AF			
d	71	00	00	1	 	LO HL	0000	10		
21	F5 21 2B		00		W COPE	DEC	HL	6		
2	TC					LLA	H	4		
3						OR	1	4		
4	20	FB				JR NZ	WCOPE	12-17		
6	20 F1	12				POP	AF	10		
7	F5					PUSH	AF	11		
8	IF					RRA		4		
9	30	21					READ	1217		
Ŕ	21	CO	50				24000	10		
BE	0E	OC	55			LdC	10	7		
30	79					Ld A	C	4		
ī	Cd	00	80				FLUX	17		
4	OE	07				LdC	06	7		
6	2A Gd Fl	O7 dE Id	83			Ld HL	(83DE) WTAPE	16		
6 9	Gd	Id	83 80			CALL	WTAPE	17		
	FI				EXIT	POP	AF			
d	B 7					POP	AF A	4		
E	F2 AF d9	49	81			JP P	RETRN	10		
41	AF					XOR	A	4		
2	19					EXX		4		
3	01	104	04			LdBC	0404	10		
Cd E1 23 6 8 9	Ed	79		1		DUT (c)	0404 A HL	13		
8	19	<u> </u>				EXX		4		
9					RETRN	POP	HL	10		
À	F9	<u> </u>	ļ		-	Lasp	HL	- 6		
B	<u>C9</u>	1			0.55	KET	(22)	10		
<u>C</u>	2A	DE	83	1	READ	CALL	(83DE)	16		
F 52	Cd 18	dE 4B E8	80		-	CALL	TREAD	17		
5%	18	L8	ļ	-	-	JR	FALL	12		
4	00							4		
	T									
	1			-						
	1	1		+	11	1	1	Y .		

	Page 6 Z				-80 VER	SION (CUPE	Rev 3	9/22/79
	INSTRUCTION					SOURCE COL			
ADDRESS	BYTE 1	BYTE 2	BYTE 3	BYTE 4		OP CODE		COMMEN	ITS
				SER	IAL DA	HTA.	IN PUT,	etc.	
								,	
8155	78			2	INPUT	Ld A.	В		4
6	07					RLCA			4
7	d9					EXX	2		4
7	01	06	06			Ld BC	0606		10
В	Ed					OUT(c)	A READR		12
d	d9	TV.				EXX			4
E	2 A	F3	83			Ld HL	(83F3)	SCON	16
61					SWAIT	PUSH	HL		
2	IE	FF				Ld E.	-1		7
	3E				SLOOK	מ גו	05		7
	dB	05				IN A	OS) SERAL		11
8	IF					RRA	OS) SERAL		4
9	38	F9				JRC	SLOOK		12/7
	Cd		81			CALL	DELAY		17
BE	EI					POP Ld A,	HL		10
F	3E	05				Ld A.	05		7
	dB	05				INA.	OS) SERAL		
3	IF					RRA			4
	38	EB					SWAIT		1217
6	16	FF	1			Ld d			7
8		 • • • • • • • • • • • • • • • • • • •				XUR			4
9	d9	<u> </u>				EXX			4
- 'A		06	06				0606		10
व	Ed	79	00				A READR		12
F	d9	1				EXX	THE COLUMN		4
80	E5				GTBIT	PUSH	HL		11
1	29		1		31.011	ADD HI	144		11
2	2 B	1	†			ADDITU	11-6		
3 5	35	05	†			Ld A.	05		7
	JR	05	†	1		IN A.	(OF) SERAL		4
7	65	100	 			LdE	A		4
8	3E 5F Cd E1	98	81	·		CALL	DELAY		17
B	FI	10	01	1		POP	HL		10
\	38	F2	1	P.EE.		JRC			12/7
CE	3E	01	1			Ld A		·	7
90		1		-		EXX			4
70	01	05	05		H	ILARI	0505		10
4		79	03			DUTTE	A SERAL		12
	-	1	 	1]	EXX			4
6	69	 	1		1	RET	1		10
	- 7		1	1		1,5			
		1	1	1	 				
	 	1		1					
	-	1	1						
			1						
		1			11				
		+		1					
	 		 	+	1				
				-	,				

	Po	Lge	7					PE Rev 3 9/22/19	
					<u> </u>	SOURCE COL			
ADDRESS	BYTE 1	BYTE 2	BYTE 3	BYTE 4		OP CODE	OPERAND	COMMENTS	
				SA	FRIAL	DELA	y ROU	TINE	
8198	7 B				DELAY	LAB,	<u> </u>		4
'9	BO d9					OR	B		4-
A B	d9			¥		EXX .			
	01	05	05				0505		10
E	Ed	79				OUT (4),	A SERAL		12
RO	d9	,				EXX			4
1	2B					DEC	HL		6
2	70	-				Ld A,	14		4
2 3	B5			:		OB	L		4_
4	20	F2				JR NZ	DELAY		12/7
6	7A					Ld A.			4
7	IF					RRA		7	4
8	78				-	Ld 17,	E		4
9	İF					RRA			4
Á	5F					LdE.	13		4
B	7 A					Ld A	i i		4
Č	IF					RRA		<u> </u>	<u> </u>
d	57					Ld d,	<u>a</u>		4
E	<u>C9</u>					RET			10
	<u> </u>					KEI			<u></u>
				CER	ni Oc	TPOT	ROUTIA	E	
				SEK	AL OC	IFUL	NOUTIN		
2105			 		CONT	000 0	n -		4
8IAF				-	SROUT				4
B0	47	15233		VES 211		Ld B	H		
2	5 <i>F</i> 3 <i>E</i>	- O		•		LdE,	(4		7
	3E	OB		ļ		1-0 1th	11 dec.		4
4	4F			 		1 C C	11-1		4
5	17					RLA			4
6	57	F3	0.5	18	2 4 - 2	ha d,	H		
	<u>2H</u>	F3	83		OLOOP	rg Hr	(83F3) SCO	Y I.	16
Ą	2 A	F3	83	<u> </u>		ha Hh	A (83F3) SCOI (83F3) SCOI	Υ	16
<u> </u>	29			ļ		HAGG HE	1 116		
E	2B		<u> </u>			DEC			6
F	Cq	98	81	<u> </u>	<u> </u>	CALL	DELAY		17
۲ ر ر ع 3	09				1	DEC	COLOOP		/ 1
3	20	F2	<u></u>			JR NZ	OLOOP		12/7
5	C9					RET			10
								`	
					11				
		1		1					
		*		1	1			1	

	Pay	1e	8		-80 VE	RSION	COPE	Rev 3 9,	122/79
	BYTE 1 BYTE 2 BYTE 3 BYTE 4								
ADDRESS	BYTE 1	BYTE 2	BYTE 3	BYTE 4	LABEL	OP CODE	OPERAND	COMMENTS	
		S	ERI	AL_	DEVICE	SPER	DE	TECTION	
8106	31	EO	83			Ld SP,	83 E0		7
9		06			DETCT	Ld di	06	A PLANT LIBERT PROPERTY AND ADDRESS OF THE PROPERTY ADDRESS OF THE PROPERTY ADDRESS OF THE PROPERTY ADDRESS OF THE PROPERTY AND ADDRESS OF THE PROPERTY ADDRESS OF THE PROPERTY ADDRESS OF THE PROPERTY ADDRESS OF THE PROPERTY ADDRESS OF THE PROPERTY ADDRES	/
B	48			4 ()		Ld C)	d		4
<u>C</u>	oc				TLOOP	INC	<u>C</u>		4
	21 3E	01	00		0 11	LC ITL	0001		10
do	3E	0.5			GETIN			1 _	
2	dB	05				1N A.C	s) SERAL	1 Timing her	<u> </u>
<u></u> サ	19			_		EXX	0505	diff premt	
5		05	05			LE BC	0505	1 dittaren	
8	Eq	79				001 (4)	A SERAL		12
A	19					EXX			4
В				-		XOR			4
C	IF			1 (RRA			6
q	23		-				HL		
E		FO				1/CNC	GETIN		12/7
FO	E5					PUSH			4
	15					DEC	TLOOP		12 12
2		E8		-		JK NZ	1 LOOP		12/7
4	EL	<u> </u>	ļ	-	 	POP			10
5	EL	ļ				POP			
6	CI	<u> </u>	-	 	1	POP			10
7	09		-	-		ADD HL			10
8	CI			 		POP			11
	09	<u> </u>				ADD HL			10
A		ļ				POP	BCBC		10
B C	CI	02	-	 		POP	03		7
E	16	03			SLOOP	YOR.	A		4
	AF	 		-	3 LOUP	TA A	14		4
F	7 <u>C</u>		-	-	-	RRA	17		4
Fo	IF		-		-	Ld 14.	A		4
	67		-	-		rg 14,	+		4
3	7d IF			 	1	RRA	<u>L</u>		4
4	6F	 	1		#	Ld L	<i>ı</i> a		4
5	15	 	 	+	1	DEC	7		4
6	20	F6	1	1	1	JR NZ	SLOOP		12/7
8	2B	10	1	-	-	DEC	146		176
8	22	F3	83	+	#		B), I+L SCON		16
- 7 C	T	FE		1	STOP	JR	STOP		12
E	18				3101	1 11	3101		
- F	00	00	+	-	1				
		1	+		1	1			
		1	1	1	# PORE	rt f. HASSAR	D		
					3466 Tic	e Creek Drive,	. #4	·	
		1	1		Walnut	Creek, Calif. 9	4595		
		1	1						
		T	1						
	•			1				1	